NoC topologies exploration based on mapping and simulation models

Proceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007

Volumn , Issue , 2007, Pages 543-546

  Bononi, Luciano ^a   Concer, Nicola ^a   Grammatikakis, Miltos ^b   Coppola, Marcello ^c   Locatelli, Riccardo ^c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b TECHNOLOGICAL EDUCATIONAL INSTITUTE OF CRETE   (Greece)

^c STMICROELECTRONICS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; INTERNET PROTOCOLS; MAPPING; NETWORK ARCHITECTURE; SYSTEMS ANALYSIS; TOPOLOGY;

COMMUNICATION INFRASTRUCTURE; INTERCONNECT SYSTEMS; NOC ARCHITECTURES; QUALITY CRITERIA; REALISTIC TRAFFICS; RESEARCH TOPICS; SYSTEMS ON CHIPS; TOPOLOGICAL CONSTRAINTS;

NETWORK-ON-CHIP;

EID: 44149099405     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2007.4341521     Document Type: Conference Paper

References (20)

1. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan. 2002.
2. Networks on Chip, Eds. Jantsch, A. and Tenhunen, H. Kluwer Academic Publisher, 2003, ISBN: 1-4020-7392-5.
3. W.J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Proc. DAC Conf. 2001.
4. J.Duato, S.Yalamanchili, and L.Ni, Interconnection Networks, An Engineering Approach, M. Kaufmann, 2002.
5. AMBA Bus Specification, http://www.arm.com, 1999
6. CoreConnect, www.ibm.com/chips/ products/coreconnect.
7. Lahiri, K., Raghunathan, A. and Dey, S. "Evaluation of the traffic performance characteristics of SoC Communication Architectures", in Proc. Conf. VLSI Design, Bangalore, 2001
8. Taylor, M., Kim, J., Miller, J., Wentzlaff, D., et al., "The Raw microprocessor: a computational fabric for software circuits and general-purpose programs", IEEE Micro.2002.
9. Jalabert, A., Murali, S., Benini, L., and De Micheli, G., "xpipesCompiler: A tool for instantiating application specific Networks on Chip", in Proc. DATE Conf., 2004.
10. M. Coppola et al. "Spidergon: a novel on chip communication network", proc. Int'l Symposium on System on Chip 2004, Tampere, Finland, Nov. 2004
11. Hu, J. and Marculescu, R. "Energy-performance aware mapping for regular NoC architectures", IEEE TCAD '05, pp.
12. Murali, De Micheli, G. "SUNMAP: A tool for automatic topology selection and generation for NoC", DAC04.
13. F.Pellegrini "SCOTCH and LibScotch 4.0 User's Guide"
14. W.J.Dally and B.Towlen "Principles and Practices of Interconnection Networks" Morgan Kaufmann pp.264-267
15. "STM. Unveils Innovative Network-on-Chip Technology for New System-on-Chip Interconnect Paradigm" www.st.com
16. Cook, S.A., "The complexity of theorem proving procedures", in Proc. 3rd ACM Symp. Theory Comput., 1971.
17. L.Bononi, N.Concer,, M. Grammatikakis, "Mapping Heuristics and Simulation for NoC Topology Selection: A Case Study on Spidergon STNoC", tech. rep.t 2006
18. Y.H. Song, T.M. Prinkston "A Progressive Approach to Handling Message-Dependent-Deadlock in Parallel Computer Systems" IEEE Tran. On Par. and Dist. Sys. 2003
19. L.Bononi, N.Concer "Simulation and Analysis of Network on Chip Architectures: Ring, Spidergon and 2D Mesh" DATE 2006.
20. L.P. Carloni and A.L. Sangiovanni-Vincentelli" Coping with Latency in SoC Design" IEEE Micro, Sep/Oct 2002 547-550