The iSLIP scheduling algorithm for input-queued switches

IEEE/ACM Transactions on Networking

Volumn 7, Issue 2, 1999, Pages 188-201

  McKeown, Nick ^a,b  

^a Stanford University   (United States)

^b IEEE   (United States)

Author keywords

ATM switch; Crossbar switch; Input queueing; IP router; Scheduling

Indexed keywords

ALGORITHMS; BANDWIDTH; COMPUTER SIMULATION; CONGESTION CONTROL (COMMUNICATION); INTERNET; ITERATIVE METHODS; NETWORK PROTOCOLS; PACKET SWITCHING; QUEUEING NETWORKS; ROUTERS; SIGNAL ENCODING; TELECOMMUNICATION TRAFFIC;

INPUT-QUEUED SWITCHES; INTERNET PROTOCOL (IP) ROUTERS;

ASYNCHRONOUS TRANSFER MODE;

EID: 0032655137     PISSN: 10636692     EISSN: None     Source Type: Journal    
DOI: 10.1109/90.769767     Document Type: Article

References (42)

1. M. Ali and H. Nguyen, "A neural network implementation of an input access scheme in a high-speed packet switch," in Proc. GLOBECOM '89, pp. 1192-1196.
2. T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High speed switch scheduling for local area networks," ACM Trans. Comput. Syst., vol. 11, no. 4, pp. 319-352, Nov. 1993.
3. D. Anick, D. Mitra, and M. M. Sondhi, "Stochastic theory of a data-handling system with multiple sources," Bell Syst. Tech. J., vol. 61, pp. 1871-1894, 1982.
4. "GRF Multigigabit Router," GRF IP Switch Tech. Product Description, Ascend Communications, Westford, MA. [Online]. Available HTTP: http://www.ascend.com/230.html
5. T. X. Brown and K. H. Liu, "Neural network design of a Banyan network controller," IEEE J. Select. Areas Commun., vol. 8, pp. 1289-1298, Oct. 1990.
6. "Performing Internet Routing and Switching at Gigabit Speeds," GSR 12000 Tech. Product Description, Cisco Systems, San Jose, CA. [Online]. Available HTTP: http://www.cisco.com/warp/public/733/12000 /index.shtml
7. Y. Rekhter, B. Davie, D. Katz, E. Rosen, and G. Swallow. (1997). "Cisco systems' tag switching architecture overview," Internet RFC 2105, Cisco Systems, San Jose, CA. [Online]. Available HTTP: http://info.internet.isi.edu/in-notes/rfc/files/rfc2105.txt
8. M. Chen and N. D. Georganas, "A fast algorithm for multi-channel/port traffic scheduling" in Proc. IEEE Supercom/ICC '94, pp. 96-100.
9. F. M. Chiussi and F. A. Tobagi, "Implementation of a three-stage Banyan-based architecture with input and output buffers for large fast packet switches," Stanford, CA, Stanford CSL Tech. Rep. CSL-93-577, June 1993.
10. R. Cruz, "A calculus for network delay, Part I: Network elements in isolation," IEEE Trans. Inform. Theory, vol. 37, pp. 114-121, 1991.
11. H. Heffes and D. M. Lucantoni, "A Markov modulated characterization of packetized voice and data traffic and related statistical multiplexer performance," IEEE J. Select. Areas Commun., vol. 4, pp. 856-868, 1988.
12. J. E. Hopcroft and R. M. Karp, "An algorithm for maximum matching in bipartite graphs," Soc. Ind. Appl. Math. J. Computation, vol. 2, pp. 225-231, 1973.
13. A. Huang and S. Knauer, "Starlite: A wideband digital switch," in Proc. GLOBECOM '84, pp. 121-125.
14. J. Hui and E. Arthurs, "A broadband packet switch for integrated transport," IEEE J. Select. Areas Commun., vol. 5, pp. 1264-1273, Oct. 1987.
15. R. Jain and S. A. Routhier, "Packet trains: Measurements and a new model for computer network traffic," IEEE J. Select. Areas Commun., vol. 4, pp. 986-995, Apr. 1986.
16. M. Karol, M. Hluchyj, and S. Morgan, "Input versus output queueing on a space division switch," IEEE Trans. Commun., vol. 35, pp. 1347-1356, 1988.
17. M. Karol and M. Hluchyj, "Queueing in high-performance packet-switching," IEEE J. Select. Areas Commun., vol. 6, pp. 1587-1597, Dec. 1988.
18. M. Karol, K. Eng, and H. Obara, "Improving the performance of input-queued ATM packet switches," in Proc. INFOCOM '92, pp. 110-115.
19. R. O. LaMaire and D. N. Serpanos, "Two-dimensional round-robin schedulers for packet switches with multiple input queues," IEEE/ACM Trans. Networking, vol. 1, pp. 471-482, Oct. 1993.
20. S. Low and P. Varaiya, "Burstiness bounds for some burst reducing servers," in Proc. INFOCOM '93, pp. 2-9.
21. G. Kesidis, J. Walrand, and C.-S. Chang, "Effective bandwidths for multiclass Markov fluids and other ATM sources," IEEE/ACM Trans. Networking, vol. 1, pp. 424-428, Aug. 1993.
22. W. E. Leland, W. Willinger, M. Taqqu, D. Wilson, "On the self-similar nature of Ethernet traffic," in Proc. SIGCOMM, San Francisco, CA, pp. 183-193, Sept. 1993.
23. C. Lund, S. Phillips, and N. Reingold, "Fair prioritized scheduling in an input-buffered switch," in Proc. IFIPIEEE Conf. Broadband Commun. '96, Montreal, Canada, Apr. 1996, pp. 358-369.
24. N. McKeown, "Scheduling algorithms for input-queued cell switches," Ph.D. dissertation, Univ. California at Berkeley, 1995.
25. N. McKeown, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," in Proc. IEEE INFOCOM '96, San Francisco, CA, pp. 296-302.
26. N. McKeown, M. Izzard, A. Mekkittikul, B. Ellersick, and M. Horowitz, "The tiny tera: A small high-bandwidth packet switch core," IEEE Micro, vol. 17, pp. 26-33, Jan.-Feb. 1997.
27. S. Chuang, A. Goel, N. McKeown, B. Prabhakar, "Matching output queueing with a combined input output queued switch," IEEE J. Select. Areas Commun.," to be published.
28. A. Mekkittikul and N. McKeown, "A practical scheduling algorithm for achieving 100% throughput in input-queued switches," in Proc. INFOCOM '98, San Francisco, CA, vol. 2, pp. 792-799.
29. P. Newman, G. Minshall, and T. Lyon, "IP switching: ATM under IP" IEEE/ACM Trans. Networking, vol. 6, pp. 117-129, Apr. 1998.
30. H. Obara, "Optimum architecture for input queueing ATM switches," IEEE Electron. Lett., pp. 555-557, Mar. 1991.
31. C. Partridge et al. "A fifty gigabit per second IP router," IEEE/ACM Trans. Networking, to be published.
32. G. Parulkar, D. C. Schmidt, and J. S. Turner, "aItPm: A strategy for integrating IP with ATM," in Proc. ACM SIGCOMM '95, Cambridge, MA, pp. 287-295.
33. Y. Tamir and H.-C. Chi, "Symmetric crossbar arbiters for VLSI communication switches," IEEE Trans. Parallel Dist. Syst., vol. 4, pp. 13-27, 1993.
34. Y. Tamir and G. Frazier, "High performance multi-queue buffers for VLSI communication switches," in Proc. 15th Annu. Symp. Comput. Arch., June 1988, pp. 343-354.
35. R. E. Tarjan, "Data structures and network algorithms," in Soc. Ind. Appl. Mathematics, PA, Nov. 1983.
36. T. P. Troudet and S. M. Walters, "Hopfield neural network architecture for crossbar switch control," IEEE Trans. Circuits Syst., vol. 38, pp. 42-57, Jan. 1991.
37. C.-Y. Chang, A. J. Paulraj, and T. Kailath, "A broadband packet switch architecture with input and output queueing," in Proc. Globecom '94, pp. 448-452.
38. I. Iliadis and W. E. Denzel, "Performance of packet switches with input and output queueing," in Proc. ICC '90, Atlanta, GA, Apr. 1990, pp. 747-53.
39. A. L. Gupta and N. D. Georganas, "Analysis of a packet switch with input and output buffers and speed constraints," in Proc. INFOCOM '91, Bal Harbour, FL, pp. 694-700.
40. Y. Oie, M. Murata, K. Kubota, and H. Miyahara, "\E ect of speedup in nonblocking packet switch," in Proc. ICC '89, Boston, MA, June 1989, pp. 410-414.
41. J. S.-C. Chen and T. E. Stern, "Throughput analysis, optimal buffer allocation, and traffic imbalance study of a generic nonblocking packet switch," IEEE J. Select. Areas Commun., vol. 9, pp. 439-449, Apr. 1991.
42. P. Gupta and N. McKeown, "Designing and implementing a fast crossbar scheduler," IEEE Micro, vol. 19, pp. 20-28, Jan.-Feb. 1999.