BCB: A Buffered CrossBar switch fabric utilizing shared memory

Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006

Volumn , Issue , 2006, Pages 180-185

  Kornaros, George ^a  

^a TECHNICAL UNIVERSITY OF CRETE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CROSSBAR EQUIPMENT; INTERCONNECTION NETWORKS; SCHEDULING;

MEMORY UTILIZATION; SHARED MEMORY BUFFER; SYSTEMS-ON-CHIP;

ELECTRIC SWITCHES;

EID: 34547996037     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2006.30     Document Type: Conference Paper

References (15)

1. M. Katevenis, G. Passas, D. Simos, I. Papaefstathiou, N. Chrysos. "Variable Packet Size Buffered Crossbar (CICQ) Switches", Proc. IEEE International Conference on Communications (ICC 2004), Paris, 20-24 Jun 2004, vol. 2, pp. 1090-1096.
2. Z.Dong & R.Rojas-Cessa. "Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch", IEEE 13th Annual Symposium on High Performance Interconnects, Aug 2005.
3. J.Kim, W.Dally, B.Towles & A.Gupta, "Microarchitecture of a High-Radix Router", ISCA'05
4. R.Rojas-Cessa, E.Oki, & H.Jonathan Chao, "CIXOB-k: Combined Input-Crosspoint-Output Buffered Switch", Proceedings GLOBECOM'01, vol.4, pp.2654-2660, Dallas, Nov. 2001.
5. G.Kornaros et al "Pipelined Multi-Queue Management in a VLSI ATM Switch Chip with Credit-Based Flow-Control", 17th Conference on Advanced Research in VLSI, University of Michigan, Ann Arbor, MI, USA, Sep 15-16, 1997.
6. G. Kornaros, F. Orphanoudakis, I. Papaefstathiou, "Active Flow Identifiers for scalable, QoS scheduling in 10-Gbps network processors", IEEE International Symposium on Circuits and Systems (ISCAS 2003), Bangkok, Thailand, May 25-28, 2003.
7. G. Kornaros et al "An Efficient Implementation of Fair load Balancing over Multi-CPU SoC Architectures", DSD'2003 Euromicro Symposioum on Digital System Design, Antalya, Turkey, Sep 3-5, 2003.
8. K. Yoshigoe, K. Christensen, & A. Jacob, "The RR/RR CICQ Switch: Hardware Design for 10-Gbps Link Speed", Proceedings of the IEEE International Performance, Computing, and Communications Conference, pp. 481-485, Apr 2003.
9. H.J.Chao, J.S.Park, S.Artan, S.Jiang & G.Zhang "True-Way: A Highly Scalable Multi-Plane Multi-Stage Buffered Packet Switch" IEEE Workshop on High Performance Switching and Routing, Hong Kong, May 2005.
10. K.Kar, T.V.Lakshman, S.Stiliadis & L.Tassiulas "Reduced Complexity Input Buffered Switches" Proceedings of HOT Interconnects VIII, Stanford University, Stanford, CA, Aug 2000.
11. D.Simos, "Design of a 32×32 Variable-Packet-Size Buffered Crossbar Switch Chip", Tech.Report FORTH-ICS/TR-339, M.Sc.Thesis, Univ.of Crete, Jul 2004.
12. A.Medvedev, "NVIDIA GeForce 7800 GTX 256MB PCI-E - Theory and Architecture" www.digit-life.com, Jun 22, 2005.
13. A.Stepin, Y.Lyssenko, A.Shilov, "ATI RADEON X1800 XT and XL Performance: Crushing NVIDIA's 7800?" www.xbitlabs.com, Oct 6, 2005.
14. Motorola, C-5 Data-sheet: http://e-www.motorola.com/webapp/sps/site// taxonomy.jsp?nodeld=01DFTQ3126q62S
15. J Turner, "Strong Performance Guarantees for Asynchronous Crossbar Schedulers" Proc. IEEE International Conference on Communications (Infocom 2006), Barcelona, 23-29 Apr 2006.