Microarchitecture of a high-radix router

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 420-431

  Kim, John ^a   Dally, William J ^a   Towles, Brian ^b   Gupta, Amit K ^a  

^a STANFORD UNIVERSITY   (United States)

^b D E SHAW RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALLOCATORS; HIGH-REDIX ROUTERS; INTERNAL SWITCHES; ROUTER CHIPS;

BANDWIDTH; BUFFER STORAGE; ROUTERS; SEMICONDUCTOR MATERIALS; THROUGHPUT;

COMPUTER ARCHITECTURE;

EID: 27544488669     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.35     Document Type: Conference Paper

References (33)

1. A. Agarwal. Limits on Interconnection Network Performance. IEEE Trans. Parallel Distrib. Syst., 2(4):398-412, 1991.
2. A. Agarwal et al. The MIT Alewife Machine: Architecture and Performance. In Proc. of she 22nd Annual Inl'l Symp. on Computer Architecture, pages 2-13, 1995.
3. J. Beecroft, D. Addison, F. Petrini, and M. McLaren. Quadrics QsNet II: A Network for Supercomputing Applications. In Hot Chips 15, Stanford, CA, August 2003.
4. H. J. Chao, C H. Lam, and X. Guo. A Fast Arbitration Scheme for Terabit Packet Switches In Proc. of IEEE Global Telecommunication Conf., pages 1236-1243, 1999.
5. Y. Choi and T. M. Pinkston. Evaluation of Crossbar Architectures for Deadlock Recovery Routers. J. Parallel Distrib. Comput., 61(1):49-78, 2001.
6. C. Clos. A Study of Non-Blocking Switching Networks. The Bell System technical Journal. 32(2):406-424. March 1953.
7. Cray X1. http://www.cray.com/products/systems/x1/.
8. W. J. Dally. Performance Analysis of k-ary n-cube Interconnection Networks. IEEE Transactions on Computers, 39(6):775-785, 1990.
9. W. J. Dally and C. L. Seitz. The Torus Routing Chip. Distributed Computing, 1(4):187-196, 1986.
10. W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann. San Francisco, CA, 2004.
11. T. Dunigan. Early Experiences and Performance of the Intel Paragon. Technical report. Oak Ridge National Laboratory, OKNL/TM-12194., 1993.
12. A. P. J. Engbersen. Prizma Switch Technology. IBM J. Res. Dev., 47(2-3):195-209, 2003.
13. K. Gharachorloo, M. Sharma, S. Steely, and S. V. Doren. Architecture and Design of AlphaServer GS320. In Proc. of the 9th Int'l conf. on Architectural support for programming languages and aperating systems, pages 13-24, 2000.
14. F. Heaton, B. Dally, W. Dettloff, J. Eyles, T. Greer, J. Poulton, T. Stone, and S. Tell. A Single-Chip Terabit Switch. In Hot Chips 13, Stanford, CA, 2001.
15. M. Horowitz, C.K. K. Yang, and S. Sidiropoulos. High-Speed Electrical Signaling: Overview and Limitations. IEEE Micro. 18(1):12-24, 1998.
16. IBM Redbooks. An Introduction to the New IBM eServer pSeries High Performance Switch.
17. J. Jun, S. Byun, B. Ahn, S. Y. Nam, and D. Sung. Two-Dirnensional Crossbar Matrix Switch Architecture. In Asia Pacific Conf. on Communications, pages 411-415, September 2002.
18. M. J. Karol. M. G. Hluchyj, and S. P. Morgan. Input versus Output Queueing on a Space-division Packet Switch. IEEE Transactions on Communications, COM-35(12):1347-1356, 1987.
19. J. Kim, W. J. Dally, and A. K. Gupta. Simulation of a High-radix Interconnection Network. CVA Technical Report, March 2005.
20. J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proc. of the 24th Annual Int'l Symp. on Computer Architecture, pages 241-251, 1997.
21. M. J. E. Lee, W. J. Dally, R. Farjad-Rad, H.T. Ng, R. Senthinathan, J. H. Edmondson, and J. Poulton. CMOS High-Speed I/Os - Present and Future. In International Conf. on Computer Design, pages 454-461, San Jose, CA, 2003.
22. C. E. Leiserson et al. The Network Architecture of the Connection Machine CM-5. J. Parallel Distrib. Comput., 33(2):145-158, 1996.
23. N. McKcown, A. Mekkittikul, V. Anantharam, and J. Walrand. Achieving 100% Throughput in an Input Queue Switch. In Proc. IEEE INFOCOM'96., pages 296-302., San Francisco. CA, 1996.
24. S. Mukherjee, P. Bannen, S. Lang, A. Spink, and D. Webb. The Alpha 21364 network architecture. In Hot Chips 9, pages 113-117. Stanford, CA, August 2001.
25. Myrinet. http://www.myricom.com/myrinet/overview/.
26. M. D. Noakes, D. A. Wallach, and W. J. Dally. The J-.Machine Multi-computer: An Architectural Evaluation. In Proc. of the 20th Annual Int'l Symp. on Computer Architecture, pages 224-235, 1993.
27. L. S. Peh and W. J. Dally. A Delay Model for Router Microarchitectures. IEEE Micro, 21(1):26-34, 2001.
28. F. Petrini, W. Feng, A. Hoisie, S. Coll. and E. Frachtenberg. The Quadrics Network: High-Performance Clustering Technology IEEE Micro. 22(1):46-57, 2002.
29. R. Rojas-Cessa, E. Oki, and H. Chao. CIXOB-k: Combined Input-Crosspoint-Output Buffered Packet Switch. In Proc. of IEEE (Global Telecom. Conf., pages 2654-2660, San Antonio, TX, 2001.
30. S. Scott and G. Thorson. The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus. In Hot Chips 4, Stanford, CA, Aug. 1996.
31. SGI Altix 3000. http://www.sgi.com/products/servers/altix/.
32. C. B. Stunkel et al. The SP2 High-performance Switch. IBM Syst. J. 34(2):185-204, 1995.
33. H. Wang, L. S. Peh, and S. Malik. Power-driven Design of Router Microarchitectures in On-chip Networks. In Proc. of the 36th Annual IEEE/ACM Int'l Symposium on Microarchitecture, pages 105-116, 2003.