Adaptive circuits for the 0.5-V nanoscale CMOS era

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2009, Pages 14-20

  Itoh, Kiyoo ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 70349292880     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2009.4977291     Document Type: Conference Paper

References (45)

1. K. Itoh, et al., "Low-voltage limitations of memory-rich nano-scale CMOS LSIs," ESSCIRC Dig., pp. 68-75, Sept. 2007.
2. K. Itoh and M. Horiguchi, "Low-Voltage Scaling Limitations for Nano-Scale CMOS LSIs," Solid-State Electronics, to be published in 2008.
3. K. Itoh, M. Horiguchi, and H. Tanaka, Ultra-Low Voltage Nano-Scale Memories, Springer, 2007.
4. K. Itoh, VLSI Memory Chip Design, Springer-Verlag, 2001.
5. Y. Nakagome, et al., "Review and prospects of low-voltage RAM circuits," IBM J. R & D, vol. 47, no. 5/6, pp. 525-552, Sep./Nov. 2003.
6. J. A. Davis, et al., "Interconnect Limits on Gigascale Integration (GSI) in the 21st Century," Proc. of the IEEE, vol.89, no.3, pp.305-324, March 2001.
7. W. Haensch, et al., " Silicon CMOS devices beyond scaling," IBM J. Res. Dev., vol. 50, no. 4/5, pp. 339-361, July/Sept. 2006.
8. T.C. Chen, "Where CMOS is going: Trendy Hype vs. Real Technology," ISSS Dig. Tech. Papers, pp.22-28, Feb. 2006.
9. A.W. Topol, et al., "Three-dimensional integrated circuits," IBM J. Res. Dev., vol. 50, no. 4/5, pp. 491-506, July/Sept. 2006.
10. M.J.M Pelgrom, et al., "Matching properties of MOS transistors," J. SSC Oct. 1989; 24(5):1433-1439.
11. K. Takeuchi, et al., "Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies," IEDM Dig. pp. 467-470, Dec. 2007.
12. H. Masuda, et al., "Approach for physical design in sub-100 nm era," ISCAS pp. 5934-5937(6), May 2005.
13. S. Mukhopadhyay, et al., "Statistical Characterization and On-Chip Measurement Methods for Local Random Variability of a Process Using Sense-Amplifier-Based Test Structure," ISSCC Dig., pp. 400-401, Feb. 2007.
14. S. Das, et al., "A self-tuning DVS processor using delay-error detection and correction," J. SSC April 2006; 41(4): 792-804.
15. T. Nakura, et al., "Fine-Grain Redundant Logic Using Defect-Prediction Flip- Flops," ISSCC Dig., pp. 402-403, Feb. 2007.
16. D. Blaauw, et al., "In Situ Error Detection and Correction for PVT and SER Tolerance," ISSCC Dig., pp. 400-401, Feb. 2008.
17. K. Itoh, et al., "A deep sub-V, single power-supply SRAM cell with multi-VT, boosted storage node and dynamic load," Symp. VLSI Circuits Dig., pp. 132-133, June 1996.
18. J. Pille, et al., "Implementation of the CELL Broadband Engine in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V," ISSCC Dig., pp. 322-323, 606, Feb. 2007.
19. H. Akamatsu, et al., A low power data holding circuit with an intermittent power supply scheme for sub-1V MT-CMOS LSIs", pp. 14-15, June. 1996.
20. M. Yamaoka, et al., "A 300MHz 25mA/Mb Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile- Phone Application Processor," ISSCC Dig. Tech. Papers, pp. 494-495, Feb. 2004.
21. K. Itoh, et al., "Reviews and future prospects of low-voltage embedded RAMs," CICC2004 Dig., pp. 339-344, Oct. 2004. (Pubitemid 40494106)
22. M. Khellah, et al., "A 4.2GHz 0.3mm2 256kb Dual-Vcc SRAM Building Block in 65nm CMOS," ISSCC Dig., pp.624-625, Feb. 2006.
23. F. Hamzaoglu, et al., "A 153Mb-SRAM Design with Dynamic Stability Enhancement and Leakage Reduction in 45nm High-ê Metal-Gate CMOS Technology," ISSCC Dig., pp. 376-377, Feb. 2008.
24. H. Pilo, et al., "A 450ps Access-Time SRAM Macro in 45nm SOI Featuring a Two- Stage Sensing Scheme and Dynamic Power Management," ISSCC Dig., pp. 378-379, Feb. 2008.
25. M. Yamaoka, et al., "Low-power embedded SRAM modules with expanded margins for writing," ISSCC Dig., pp. 480-481, Feb. 2005.
26. K. Zhang, et al., "A 3-GHz 70MB SRAM in 65nm CMOS technology with integrated column-based dynamic power supply," ISSCC Dig., pp. 474-475, 611, Feb. 2005.
27. M. Yamaoka, et al., "A Cell-activation-time Controlled SRAM for Low-voltage Operation in DVFS SoCs Using Dynamic Stability Analysis," ESSCIRC Dig., pp. 286- 289, Sept. 2008.
28. L. Chang, et al., "A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS," Symp. VLSI Circuits Dig., pp. 252-253, 2007.
29. K.J. Kuhn, "Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS," IEDM Dig. pp. 471- 474, Dec. 2007.
30. Y. Morita, et al., "Smallest Vth Variability Achieved by Intrinsic Thin Channel on Thin BOX (SOTB) CMOS with Single Metal Gate," Symp. VLSI Tech. Dig., pp.166-167, June 2008.
31. D. Hisamoto, et al., "A Fully Depleted Lean-Channel Transistor (DELTA)-A Novel Vertical Ultra Thin SOI MOSFET," IEDM Dig., pp. 833-836, 1989.
32. J. Kavalieros et al., "Tri-Gate Trnsistor Architecture with High-ê Gate Dielectrics, Metal Gates and Strain Engineering," Symp. VLSI Tech. Dig., pp. 62-63, June 2006.
33. H. Sunami, "The role of the Trench Capacitor in DRAM Innovation," IEEE SSCS News, Winter 2008, pp. 42-44, Jan. 22, 2008.
34. J. Amon, et al., "A highly manufacturable deep trench based DRAM cell layout with a planar array device in a 70nm technology," IEDM Dig. pp.73-76, Dec. 2004.
35. Y. Nakagome et al., "Sub-1-V swing bus architecture for future low-power ULSIs", Symp. VLSI Circuits Dig., pp. 82-83, June 1992.
36. K. Itoh et al., "Low-Voltage Limitations of Deep-Sub-100-nm CMOS LSIs-View of Memory Designers-," GLSVLSI2007, Proc., pp. 529-533, March 2007. (Pubitemid 47469794)
37. T. Chappel, et al., "A 2-ns Cycle, 3.8-ns Access 512Kb CMOS ECL SRAM with a Fully Pipelined Architecture," IEEE JSSC, pp. 1577-1584, Nov. 1991.
38. T. Mori, et al., "A 1V 0.9mW at 100MHz 2x16b SRAM utilizing a Half-Swing Pulsed-Decoder and Write-Bus Architecture in 0.25μ m Dual-Vt CMOS," ISSCC Dig., pp. 354-355, Feb. 1998.
39. G. Braceras, et al., "A 940MHz Data-Rate 8Mb CMOS SRAM," ISSCC Dig., pp. 198-199, Feb. 1999.
40. T. Kirihata, et al., "A 390mm2 16 Bank 1Gb DDR SDRAM with Hybrid Bitline Architecture," ISSCC Dig. pp. 422-423, Feb. 1999.
41. D. Truong, et al., "A 167-processor 65 nm Computational Platform with Per- Processor Dynamic Supply Voltage and Dynamic Clock Frequency Scaling," Symp. VLSI Circuits Dig., pp. 22-23, June 2008.
42. N. Sugii et al., "Comprehensive Study on Vth Variability in Silicon on Thin BOX(SOTB) CMOS with Small Random-Dopant Fluctuation: Finding a Way to Further Reduce Variation," IEDM Dig., 10.5, Dec. 2008.
43. O. Weber, et al., "High Immunity to Threshold Voltage Variability in Undoped Ultra-Thin FDSOI MOSFETs and its Physical Understanding," IEDM Dig., 10.4, Dec. 2008.
44. S. Akiyama et al., "Low-VT Small-offset Gated Preamplifier for Sub-1-V Gigabit DRAM Arrays," ISSCC Dig., Feb. 2009.
45. S. Vanbal et al., "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS," ISSCC Dig., pp.98-99, Feb. 2007.