The impact of the nanoscale on computing systems

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 655-661

  Goldstein, Seth Copen ^a  

^a Carnegie Mellon University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; COMPUTER SCIENCE; CONSTRAINT THEORY; NANOTECHNOLOGY;

DEFECT DENSITIES; DESIGN COMPLEXITY; POWER DISSIPATION; TIMING CONSTRAINTS;

COMPUTER SYSTEMS;

EID: 33751420776     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560148     Document Type: Conference Paper

References (79)

1. M. Oskin, F. T. Chong, and I. L. Chuang, "A practical architecture for reliable quantum computers," IEEE Computer, vol. 35, no. 1, pp. 79-87, Jan. 2002.
2. L. Adleman, "Molecular computation of solutions to combinatorial problems," Science, vol. 266, no. 5187, pp. 1021-1024, November 1994.
3. S. A. Wolf, D. D. Awschalom, R. A. Buhrman, J. M. Daughton, S. von Molnar, M. L. Roukes, A. Y. Chtchelkanova, and D. M. Treger, "Spintronics: A Spin-Based Electronics Vision for the Future," Science, vol. 294, no. 5546, pp. 1488-1495, 2001.
4. S. I. Assoication, The International Technology Roadmap for Semiconductors (2003 Edition). International SEMATECH, 2003, ch. Emerging Research Devices. [Online]. Available: http://public.itrs.net/Files/2003ITRS/ Home2003.htm
5. H. Stork, "Economies of cmos scaling," in VLSI Metrology Conference. NIST, March 2005, http://www.eeel.nist.gov/812/conference/2005. Talks/Stork.pdf.
6. W. Trybula, "Technology acceleration and the economics of lithography (cost containment and roi)," Future Fab Intl., vol. 14, no. 19, 2003.
7. M. Butts, A. DeHon, and S. Goldstein, "Molecular electronics: Devices, systems and tools for gigagate, gigabit chips," in ICCAD-2002, Nov. 2002.
8. L. W. Liebmann, "Layout impact of resolution enhancement techniques: impediment or opportunity?" in ISPD '03: Proceedings of the 2003 international symposium on Physical design. New York, NY, USA: ACM Press, 2003, pp. 110-117.
9. L. Capodieci, P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang, "Toward a methodology for manufacturability driven design rule exploration," in Proc.ACM/IEEE Design Automation Conf, June 2004, pp. 311-316.
10. A. B. K. P. Gupta and C.-H. Park, "Detailed placement for improved depth of focus and cd control," in Proc. Asia and South Pacific Design Automation Conf., January 2005, pp. 343-348.
11. F. M. Schellenberg and L. Capodieci, "Impact of ret on physical layouts," in ISPD '01: Proceedings of the 2001 international symposium on Physical design. New York, NY, USA: ACM Press, 2001, pp. 52-55.
12. V. Singh, "The importance of layout density control in semiconductor manufacturing," in Proc. Electronic Design Processes Workshop. IEEE CS Press, April 2003, pp. 70-74.
13. P. Gupta and A. Kahng, "Manufacturing-aware physical design," in Proc. IEEE/ACM Intl. Conference on Computer-Aided Design, November 2003. pp. 681-687.
14. H. K.-S. Leung, "Advanced routing in changing technology landscapes," in Proceedings of the 2003 International Symposium on Physical Design (ISPD'03), Monterey, CA, USA, Apr. 2003, pp. 118-121.
15. A. B. Kahng, "The next implementation fabric: Issues and considerations," FPGA and Programmable Logic Journal, vol. 3, no. 7, May 2004.
16. L. Pileggi, H. Schmit, A. J. Strojwas, P. Gopalakrishnan, V. Kheterpal, A. Koorapaty, C. Patel, V. Rovner, and K. Y. Tong, "Exploring regular fabrics to optimize the performance-cost trade-off," in DAC '03: Proceedings of the 40th conference on Design automation. New York, NY, USA: ACM Press, 2003, pp. 782-787.
17. J. Lipman, "The "missing link" of SoC design - platform and structured ASICs," Editorial, SemiView, an Application Adaptable IC Newsletter. [Online]. Available: http://www.semiview.com/articles/v1- 3_missinglink.php
18. R. D. Piner, J. Zhu, F. Xu, S. Hong, and C. A. Mirkin, ""Dip-Pen" Nanolithography," Science, vol. 283, no. 5402, pp. 661-663, 1999.
19. M. Zhang, D. Bullen, S. Chung, S. Hong, K. Ryu, Z. Fan, C. Mirkin, and C. Liu, "A mems nanoplotter with high-density parallel dip-pen nanolithography probe arrays," Nanotechnology, vol. 13, pp. 212-217, 2002.
20. D. Bullen, X. Wang, J. Zou, S. Chung, C. Mirkin, and C. Liu, "Design, fabrication, and characterization of thermally actuated probes arrays for dip pen nanolithography," J of Microelectrmechanical Systems, vol. 13, no. 4, pp. 594-602, 2004.
21. B. D. Gates, Q. Xu, J. C. Love, D. B. Wolfe, and G. M. Whitesides, "Unconventional nanofahrication," Annual Review of Materials Research, vol. 34, no. 1, pp. 339-372, 2004.
22. N. A. Melosh, A. Boukai, F. Diana, B. Gerardot, A. Badolato, P. M. Petroff, and J. R. Heath, "Ultrahigh-Density Nanowire Lattices and Circuits," Science, vol. 300, no. 5616, pp. 112-115, 2003.
23. G. M. Whitesides and M. Boncheva, "Supramolecular Chemistry And Self-assembly Special Feature: Beyond molecules: Self-assembly of mesoscopic and macroscopic components," PNAS, vol. 99, no. 8, pp. 4769-4774, 2002.
24. B. Amir Parviz, D. Ryan, and G. Whitesides, "Using self-assembly for the fabrication of nano-scale electronic and photonic devices," IEEE Transactions on Advanced Packaging, vol. 26, no. 3, pp. 233-241, 2003.
25. D. Whang and C. M. Lieber, "Nanolithography using hierarchically assembled nanowire masks," Nano Letters, vol. 3, no. 7, pp. 951-4, 2003.
26. Y. Sun and C.-H. Kiang, "DNA-based artificial nanostructures: Fabrication, properties, and applications," in Handbook of Nanostructured Biomaterials and Their Applications in Nanobiotechnology, H. S. Nalwa, Ed. American Scientific Publishers, 2005, ch. 5.
27. C. Mirkin, "Programming the Assembly of Two- and Three-Dimensional Architectures with DNA and Nanoscale Inorganic Building Blocks," Inorg. Chem., vol. 39, pp. 2258-72, 2000.
28. J. K. N. Mbindyo, B. R. Reiss, B. R. Martin, C. D. Keating, M. J. Natan, and T. E. Mallouk, "DNA-Directed Assembly of Gold Nanowires on Complementary Surfaces," Advanced Materials, vol. 13, pp. 249-254, 2001.
29. K. Keren, R. S. Berman, E. Buchstab, U. Sivan, and E. Braun, "DNA-Templated Carbon Nanotube Field-Effect Transistor," Science, vol. 302, no. 5649, pp. 1380-1382, 2003.
30. H. Yan, S. H. Park, L. Feng, J. Reif, and T. H. LaBean, "4×4 dna tile and lattices: Characterization, self-assembly and metallization of a novel dna nanostructure motif," in Ninth International Meeting on DNA Based Computers (DNA9), June 2003.
31. P. W. Rothemund, N. Papadakis, and E. Winfree, "Algorithmic self-assembly of dna sierpinski triangles," PLoS Biology, vol. 2, no. 12, p. e424, 2004.
32. M. Cook, P. W. Rothemund, and E. Winfree, "Self-assembled circuit patterns," in DNA Computers 9, vol. 2943, no. 91. LNCS, 2004, pp. 91-107.
33. T. H. LaBean, "Introduction to self-assembling DNA nanostructures for computation and nanofabrication," in Computational Biology and Genome Informatics, J. T. L. Wang, C. H. Wu, and P. P. Wang, Eds. World Scientific Publishing, Singapore, 2003, ch. 2.
34. Y. Luo, C. Collier, K. Nielsen, J. Jeppesen, J. Perkins, E. Delonno, A. Pease, J. F. Stoddart, and J. R. Heath, "Molecular electronics random access memory circuits," ChemPhysChem, vol. 3, pp. 519-25, 2002.
35. Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, "Nanoscale molecular-switch crossbar circuits," Nanotechnology, vol. 14, no. 4, pp. 462-468, 2003. [Online]. Available: http://stacks.iop.org/0957-4484/14/462
36. G. Y. Jung, S. Ganapathiappan, D. A. A. Ohlberg, D. L. Olynick, Y. Chen, W. M. Tong, and R. S. Williams, "Fabrication of a 34 × 34 crossbar structure at 50 nm half-pitch by uv-based nanoimprint lithography," Nano Letters, vol. 4, no. 7, pp. 1225-1229, July 2004.
37. X. Duan, Y. Huang, and C. Lieber, "Nonvolatile memory and programmable logic from molecule-gated nanowires," Nano Letters, vol. 2, no. 5, pp. 487-490, 2002.
38. C. N. Lau, D. R. Stewart, R. S. Williams, and M. Bockrath, "Direct observation of nanoscale switching centers in metal/molecule/metal structures," Nano Letters, vol. 4, no. 4, pp. 569-572, April 2004.
39. C. P. Collier, G. Mattersteig, E. W. Wong, Y. Luo, K. Beverly, J. Sampaio, F. M. Raymo, J. F. Stoddart, and J. R. Heath, "A [2]Catenane-Based Solid State Electronically Reconfigurable Switch," Science, vol. 289, no. 5482, pp. 1172-1175, 2000.
40. T. Rueckes, K. Kim, E. Joselevich, G. Tseng, C. Cheung, and C. Lieber, "Carbon nanotube based nonvolatile random access memory for molecular computing," Science, vol. 289, pp. 94-97, 2000.
41. S. I. Assoication, "The international technology roadmap for semiconductors (2003 edition)," 2003. [Online]. Available: http://public.itrs.net/Files/2003ITRS/Home2003.htm
42. B. Culbertson, R. Amerson, R. Carter, P. Kuekes, and G. Snider, "Defect tolerance on the Teramac custom computer," in Proceedings of the 1997 IEEE Symposium on FPGA's for Custom Computing Machines (FCCM '97), Napa Valley, CA, April 16-18 1997.
43. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams, "A defect-tolerant computer architecture: Opportunities for nanotechnology," Science, vol. 280, pp. 1716-1721, 12 June 1998.
44. I. Xilinx, "Virtex-ii series easypath: Frequently asked questions," "http://www.xilinx.com/publications/products/v2/faq/ faq101_easypath.pdf", January 2003.
45. K. Nikolic, A. Sadek, and M. Forshaw, "Fault-tolerant techniques for nanocomputers," Nanotechnology, vol. 13, no. 3, pp. 357-362, 2002. [Online]. Available: http://stacks.iop.org/0957-4484/13/357
46. M. Mishra and S. Goldstein, "Defect tolerance at the end of the roadmap," in International Test Conference (ITC) '03, September 2003.
47. J. Heath, P. Kuekes, G. Snider, and R. Williams, "A defect-tolerant computer architecture: Opportunities for nanotechnology," Science, vol. 280, p. 1716, 1998.
48. S. Goldstein and M. Budiu, "NanoFabrics: Spatial computing using molecular electronics," in Proceedings of the 28th Annual International Symposium on Computer Architecture, June 2001, pp. 178-189.
49. A. DeHon, "Array-based architecture for FET-based, nanoscale electronics," IEEE Transactions on Nanotechnology, vol. 2, no. 1, pp. 23-32, Mar. 2003.
50. J. Patwardhan, C. Dwyer, A. Lebeck, and D. Sorin, "Circuit and system architecture for dna-guided self-assembly of nanoelectronics," in Proceedings of the 1st Conference on the Foundations of Nanoscience: Self-Assembled Architectures and Devices, April 2004, pp. 344-358.
51. G. Snider, P. Kuekes, and R. S. Williams, "Cmos-like logic in defective, nanoscale crossbars," Nanotechnology, vol. 15, no. 8, pp. 881-891, 2004. [Online]. Available: http://stacks.iop.org/0957-4484/15/881
52. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture," in DAC '03: Proceedings of the 40th conference on Design automation. New York, NY, USA: ACM Press, 2003, pp. 338-342.
53. J. Tschanz, K. Bowman, and V. De, "Variation-tolerant circuits: circuit solutions and techniques," in DAC '05: Proceedings of the 42nd annual conference on Design automation. New York, NY, USA: ACM Press, 2005. pp. 762-763.
54. K. A. Bowman and J. D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," IEEE JSSC, vol. 37, no. 2, Feb. 2002.
55. L. Trevillyan, D. Kung, R. Puri, L. N. Reddy, and M. A. Kazda, "An integrated environment for technology closure of deep-submicron IC designs," IEEE Design and Test of Computers, pp. 14-22, January-February 2004.
56. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger, "Clock rate versus ipc: the end of the road for conventional microarchitectures," in ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture. New York, NY, USA: ACM Press, 2000, pp. 248-259.
57. A. Davis and S. M. Nowick, "An introduction to asynchronous circuit design," Dept. of Computer Science, University of Utah, Tech. Rep. UUCS-97-013, Sept. 1997.
58. A. J. Martin, "The limitations to delay-insensitivity in asynchronous circuits," in AUSCRYPT '90: Proceedings of the sixth MIT conference on Advanced research in VLSI. Cambridge, MA, USA: MIT Press, 1990, pp. 263-278.
59. P. A. Beerel, S. Kim, P.-C. Yeh, and K. Kim, "Statistically optimized asynchronous barrel shifters for variable length codecs," in International Symposium on Low Power Electronics and Design, Aug. 1999, pp. 261-263.
60. A. Iyer and D. Marculescu, "Power and performance evaluation of globally asynchronous locally synchronous processors," in ISCA '02: Proceedings of the 29th annual international symposium on Computer architecture. Washington, DC, USA: IEEE Computer Society, 2002, pp. 158-168.
61. K. Niyogi and D. Marculescu, "System level power and performance modeling of GALS point-to-point communication interfaces," in Proceedings of the 2005 International Symposium on Law Power Electronics and Design (ISLPED'05), San Diego, CA, Aug. 2005, pp. 381-386.
62. R. Manohar, "A case for asynchronous computer architecture," in the ISCA Workshop on Complexity-Effective Design, June 2000. [Online]. Available: http://vlsi.cornell.edu/~rajit/abstracts/async-case.html
63. L. S. Nielsen and J. Sparsø, "Designing asynchronous circuits for low power: an ifir filter bank for a digital hearing aid," in Proceedings of IEEE, vol. 87, no. 2. IEEE Computer Society Press, Feb. 1999, pp. 268-281.
64. K. S. Stevens, S. Rotem, R. Ginosar, P. Beerel, C. J. Myers, K. Y. Yun, R. Koi, C. Dike, and M. Roncken, "An asynchronous instruction length decoder," IEEE Journal of Solid-State Circuits, vol. 36, no. 2, pp. 217-228, Feb. 2001.
65. D. J. Frank, "Power-constrained cmos scaling limits." IBM Journal of Research and Development, vol. 46, no. 2-3, pp. 235-344, 2002.
66. M. J. Flynn and P. Hung, "Microprocessor design issues: Thoughts on the road ahead," IEEE Micro, vol. 25, no. 3, pp. 16-31, May 2005.
67. K. Krewell, "Intel's pc roadmap sees double," Microprocessor Report, May 24 2004.
68. M. Budiu, G. Venkataramani, T. Chelcea, and S. C. Goldstein, "Spatial computation," in International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Boston, MA, October 2004. [Online]. Available: http://www.cs.cmu.edu/~mihaib/research/ asplos04.pdf
69. G. Venkataramani, M. Budiu, and S. C. Goldstein, "C to asynchronous dataflow circuits: An end-to-end toolflow," in International Workshop on Logic Syntheiss, Temecula, CA, June 2004. [Online]. Available: http://www.cs.cmu.edu/~mihaib/research/iwls04.pdf
70. C. D. Thompson, "Area-time complexity for vlsi," in Proc. Eleventh Annual ACM Symposium on Theory of Computing, 1979, pp. 81-88.
71. H. Abelson and P. Andreae, "Information transfer and area-time tradeoffs for vlsi multiplication," Communications of the ACM, vol. 23, no. 1, pp. 20-23, 1980.
72. R. J. Lipton and R. Sedgewick, "Lower bounds for vlsi," in Proc. Thirteenth Annual ACM Symposium on Theory of Computing, 1981, pp. 300-307.
73. R. P. Brent and H. T. Kung, "The chip complexity of binary arithmetic," in Proc. Twelfth Annual ACM Symposium on Theory of Computing, Los Angeles, CA, USA, 1980, pp. 190-200.
74. _, "The area-time complexity of binary multiplication," Journal of the ACM, vol. 28, no. 3, pp. 521-534, 1981.
75. K. Chen, C. Hu, P. Fang, R. Lin, and D. Wollesen, "Predicting cmos speed with gate oxide and voltage scaling and interconnect loading effects," IEEE Trans. Electron Devices, vol. 44, no. 11, pp. 1951-57, Nov 1997.
76. M. J. Flynn, P. Hung, and K. W. Rudd, "Deep-submicron microprocessor design issues," IEEE Micro, July 1999.
77. P. Zarkesh-Ha, J. A. Davis, W. Loh, and J. D. Meindl, "Prediction of interconnect fan-out distribution using rent's rule," in Proc. Int'l Workshop on System-level Interconnect Prediction (SLIP00), 2000, pp. 107-112.
78. P. Beckett and S. Goldstein, "Why area might reduce power in nanoscale CMOS," in Proceedings of the 2005 IEEE International Symposium on Circuits and Systems (ISCAS'05), Kobe, Japan, May 2005.
79. A. Edman and C. Svensson, "Timing closure through a globally synchronous, timing partitioned design methodology," in Proc. ACM/IEEE Design Automation Conference, 2004, pp. 71-74.