-
1
-
-
0036734162
-
Extending OPMISR beyond 10 × scan test efficiency
-
Sept./Oct.
-
C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, A. Ferko, B. Keller, D. Scott, B. Koenemann, and T. Onodera, "Extending OPMISR beyond 10 × scan test efficiency," IEEE Design Test Comput., vol. 19, pp. 65-73, Sept./Oct. 2002.
-
(2002)
IEEE Design Test Comput.
, vol.19
, pp. 65-73
-
-
Barnhart, C.1
Brunkhorst, V.2
Distler, F.3
Farnsworth, O.4
Ferko, A.5
Keller, B.6
Scott, D.7
Koenemann, B.8
Onodera, T.9
-
2
-
-
0034848095
-
Test volume and application time reduction through scan chain concealment
-
I. Bayraktaroglu and A. Orailoglu, "Test volume and application time reduction through scan chain concealment," in Proc. Design Automation Conf., 2001, pp. 151-155.
-
(2001)
Proc. Design Automation Conf.
, pp. 151-155
-
-
Bayraktaroglu, I.1
Orailoglu, A.2
-
3
-
-
0034994812
-
Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression
-
A. Chandra and K. Chakrabarty, "Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression," in Proc. VLSI Test Symp., 2001, pp. 42-47.
-
(2001)
Proc. VLSI Test Symp.
, pp. 42-47
-
-
Chandra, A.1
Chakrabarty, K.2
-
4
-
-
0033741842
-
Test data compression for system-on-a-chip using Golomb codes
-
_, "Test data compression for system-on-a-chip using Golomb codes," in Proc. VLSI Test Symp., 2000, pp. 113-120.
-
(2000)
Proc. VLSI Test Symp.
, pp. 113-120
-
-
-
5
-
-
0034478799
-
Reducing test data volume using external/LBIST hybrid test patterns
-
D. Das and N. A. Touba, "Reducing test data volume using external/LBIST hybrid test patterns," in Proc. ITC, 2000, pp. 115-122.
-
(2000)
Proc. ITC
, pp. 115-122
-
-
Das, D.1
Touba, N.A.2
-
6
-
-
0035683949
-
Tailoring ATPG for embedded testing
-
R. Dorsch and H.-J. Wunderlich, "Tailoring ATPG for embedded testing," in Proc. ITC, 2001, pp. 530-537.
-
(2001)
Proc. ITC
, pp. 530-537
-
-
Dorsch, R.1
Wunderlich, H.-J.2
-
7
-
-
0038718528
-
Variable length input Huffman coding for system-on-a-chip test
-
June
-
P. T. Gonciari, B. M. Al-Hashimi, and N. Nicolici, "Variable length input Huffman coding for system-on-a-chip test," IEEE Trans. Compurer-Aided Design, vol. 22, pp. 783-796, June 2003.
-
(2003)
IEEE Trans. Compurer-aided Design
, vol.22
, pp. 783-796
-
-
Gonciari, P.T.1
Al-Hashimi, B.M.2
Nicolici, N.3
-
8
-
-
0033733145
-
Reducing test application time for built-in self-test pattern generators
-
I. Hamzaoglu and J. Patel, "Reducing test application time for built-in self-test pattern generators," in Proc. VLSI Test Symp., 2000, pp. 369-376.
-
(2000)
Proc. VLSI Test Symp.
, pp. 369-376
-
-
Hamzaoglu, I.1
Patel, J.2
-
9
-
-
0032597651
-
Reducing test application time for full scan embedded cores
-
_, "Reducing test application time for full scan embedded cores," in Proc. Int. Symp. Fault Tolerant Comput., 1999, pp. 260-267.
-
(1999)
Proc. Int. Symp. Fault Tolerant Comput.
, pp. 260-267
-
-
-
10
-
-
0029252184
-
Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers
-
Feb.
-
S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, "Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers," IEEE Trans. Comput., vol. C-44, pp. 223-233, Feb. 1995.
-
(1995)
IEEE Trans. Comput.
, vol.C-44
, pp. 223-233
-
-
Hellebrand, S.1
Rajski, J.2
Tarnick, S.3
Venkataraman, S.4
Courtois, B.5
-
11
-
-
0034476621
-
A mixed mode BIST scheme based on reseeding of folding counters
-
S. Hellebrand, H.-G. Liang, and H.-J. Wunderlich, "A mixed mode BIST scheme based on reseeding of folding counters," in Proc. ITC, 2000, pp. 778-784.
-
(2000)
Proc. ITC
, pp. 778-784
-
-
Hellebrand, S.1
Liang, H.-G.2
Wunderlich, H.-J.3
-
12
-
-
0033309980
-
Logic BIST for large industrial designs: Real issues and case studies
-
G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, "Logic BIST for large industrial designs: Real issues and case studies," in Proc. ITC, 1999, pp. 358-367.
-
(1999)
Proc. ITC
, pp. 358-367
-
-
Hetherington, G.1
Fryars, T.2
Tamarapalli, N.3
Kassab, M.4
Hassan, A.5
Rajski, J.6
-
13
-
-
0035687712
-
A case study on the implementation of the Illinois scan architecture
-
F. Hsu, K. Butler, and J. Patel, "A case study on the implementation of the Illinois scan architecture," in Proc. ITC, 2001, pp. 538-547.
-
(2001)
Proc. ITC
, pp. 538-547
-
-
Hsu, F.1
Butler, K.2
Patel, J.3
-
14
-
-
0035701567
-
Dynamic test compression using statistical coding
-
H. Ichihara, A. Ogawa, T. Inoue, and A. Tamura, "Dynamic test compression using statistical coding," in Proc. ATS, 2001, pp. 143-148.
-
(2001)
Proc. ATS
, pp. 143-148
-
-
Ichihara, H.1
Ogawa, A.2
Inoue, T.3
Tamura, A.4
-
15
-
-
0033898948
-
Test transformation to improve compaction by statistical encoding
-
H. Ichihara, K. Kinoshita, I. Pomeranz, and S. Reddy, "Test transformation to improve compaction by statistical encoding," in Proc. Int. Conf. VLSI Design, 2000, pp. 294-299.
-
(2000)
Proc. Int. Conf. VLSI Design
, pp. 294-299
-
-
Ichihara, H.1
Kinoshita, K.2
Pomeranz, I.3
Reddy, S.4
-
16
-
-
0032682922
-
Scan vector compression/decompression using statistical coding
-
A. Jas, J. Ghosh-Dastidar, and N. A. Touba, "Scan vector compression/decompression using statistical coding," in Proc. VLSI Test Symp., 1999, pp. 114-120.
-
(1999)
Proc. VLSI Test Symp.
, pp. 114-120
-
-
Jas, A.1
Ghosh-Dastidar, J.2
Touba, N.A.3
-
17
-
-
0032318126
-
Test vector decompression via cyclical scan chains and its application to testing core-based designs
-
A. Jas and N. A. Touba, "Test vector decompression via cyclical scan chains and its application to testing core-based designs," in Proc. ITC, 1998, pp. 458-464.
-
(1998)
Proc. ITC
, pp. 458-464
-
-
Jas, A.1
Touba, N.A.2
-
18
-
-
0035687658
-
OPMISR: The foundation for compressed ATPG vectors
-
B. Keller, C. Barnhart, V. Brunkhorst, F. Distler, A. Ferko, O. Farnsworth, and B. Koenemann, "OPMISR: The foundation for compressed ATPG vectors," in Proc. ITC, 2001, pp. 748-757.
-
(2001)
Proc. ITC
, pp. 748-757
-
-
Keller, B.1
Barnhart, C.2
Brunkhorst, V.3
Distler, F.4
Ferko, A.5
Farnsworth, O.6
Koenemann, B.7
-
19
-
-
0002446741
-
LFSR-coded test patterns for scan designs
-
B. Koenemann, "LFSR-coded test patterns for scan designs," in Proc. Eur. Test Conf., 1991, pp. 237-242.
-
(1991)
Proc. Eur. Test Conf.
, pp. 237-242
-
-
Koenemann, B.1
-
20
-
-
0035704290
-
A smartBIST variant with guaranteed encoding
-
B. Koenemann, C. Barnhart, B. Keller, T. Snethen, O. Farnsworth, and D. Wheater, "A smartBIST variant with guaranteed encoding," in Proc. ATS, 2001, pp. 325-330.
-
(2001)
Proc. ATS
, pp. 325-330
-
-
Koenemann, B.1
Barnhart, C.2
Keller, B.3
Snethen, T.4
Farnsworth, O.5
Wheater, D.6
-
21
-
-
0035684018
-
Test vector encoding using partial LFSR reseeding
-
C. Krishna, A. Jas, and N. A. Touba, "Test vector encoding using partial LFSR reseeding," in Proc. ITC, 2001, pp. 885-893.
-
(2001)
Proc. ITC
, pp. 885-893
-
-
Krishna, C.1
Jas, A.2
Touba, N.A.3
-
22
-
-
0036446482
-
Reducing test data volume using LFSR reseeding with seed compression
-
C. V. Krishna and N. A. Touba, "Reducing test data volume using LFSR reseeding with seed compression," in Proc. ITC, 2002, pp. 321-330.
-
(2002)
Proc. ITC
, pp. 321-330
-
-
Krishna, C.V.1
Touba, N.A.2
-
23
-
-
0032306324
-
Using a single input to support multiple scan chains
-
K.-J. Lee, J.-J. Chen, and C.-H. Huang, "Using a single input to support multiple scan chains," in Proc Int. Conf. Computer-Aided Design, 1998, pp. 74-78.
-
(1998)
Proc Int. Conf. Computer-aided Design
, pp. 74-78
-
-
Lee, K.-J.1
Chen, J.-J.2
Huang, C.-H.3
-
24
-
-
0035687722
-
Two-dimensional test data compression for scan-based deterministic BIST
-
H.-G. Liang, S. Hellebrand, and H.-J. Wunderlich, "Two-dimensional test data compression for scan-based deterministic BIST," in Proc. ITC, 2001, pp. 894-902.
-
(2001)
Proc. ITC
, pp. 894-902
-
-
Liang, H.-G.1
Hellebrand, S.2
Wunderlich, H.-J.3
-
25
-
-
0036443042
-
X-Compact: An efficient response compaction technique for test cost reduction
-
S. Mitra and K. S. Kim, "X-Compact: An efficient response compaction technique for test cost reduction," in Proc. ITC, 2002, pp. 311-320.
-
(2002)
Proc. ITC
, pp. 311-320
-
-
Mitra, S.1
Kim, K.S.2
-
26
-
-
0033733910
-
Linear independence as evaluation criterion for two-dimensional test pattern generators
-
G. Mrugalski, J. Rajski, and J. Tyszer, "Linear independence as evaluation criterion for two-dimensional test pattern generators," in Proc. VLSI Test Symp., 2000, pp. 377-386.
-
(2000)
Proc. VLSI Test Symp.
, pp. 377-386
-
-
Mrugalski, G.1
Rajski, J.2
Tyszer, J.3
-
27
-
-
77951163063
-
High speed ring generators and compactors of test data
-
_, "High speed ring generators and compactors of test data," in Proc. VLSI Test Symp., 2003, pp. 57-62.
-
(2003)
Proc. VLSI Test Symp.
, pp. 57-62
-
-
-
28
-
-
84943569678
-
Application of Saluja-Karpovsky compactors to test responses with many unknowns
-
J. H. Patel, S. S. Lumetta, and S. M. Reddy, "Application of Saluja-Karpovsky compactors to test responses with many unknowns," in Proc. VLSI Test Symp., 2003, pp. 107-112.
-
(2003)
Proc. VLSI Test Symp.
, pp. 107-112
-
-
Patel, J.H.1
Lumetta, S.S.2
Reddy, S.M.3
-
29
-
-
0034296172
-
Automated synthesis of phase shifters for built-in self-test applications
-
Oct.
-
J. Rajski, N. Tamarapalli, and J. Tyszer, "Automated synthesis of phase shifters for built-in self-test applications," IEEE Trans. Computer-Aided Design, vol. 19, pp. 1175-1188, Oct. 2000.
-
(2000)
IEEE Trans. Computer-aided Design
, vol.19
, pp. 1175-1188
-
-
Rajski, J.1
Tamarapalli, N.2
Tyszer, J.3
-
30
-
-
0142215968
-
Convolutional compaction of test responses
-
J. Rajski, J. Tyszer, C. Wang, and S. M. Reddy, "Convolutional compaction of test responses," in Proc. ITC, 2003, pp. 745-754.
-
(2003)
Proc. ITC
, pp. 745-754
-
-
Rajski, J.1
Tyszer, J.2
Wang, C.3
Reddy, S.M.4
-
31
-
-
2542485104
-
-
Test Pattern Compression for an Integrated Circuit Test Environment," US Patent Number 327687, December 4
-
J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "Test Pattern Compression for an Integrated Circuit Test Environment," US Patent Number 327687, December 4, 2001.
-
(2001)
-
-
Rajski, J.1
Tyszer, J.2
Kassab, M.3
Mukherjee, N.4
-
32
-
-
2542446860
-
-
Method for Synthesizing Linear Finite State Machines, US Patent Number 353842, Mar. 5
-
_, "Method for Synthesizing Linear Finite State Machines," US Patent Number 353842, Mar. 5, 2002.
-
(2002)
-
-
-
33
-
-
0036446078
-
Embedded deterministic test for low cost manufacturing test
-
J. Rajski, J. Tyszer, M. Kassab, N. Mukherjee, R. Thompson, H. Tsai, A. Hertwig, N. Tamarapalli, G. Mrugalski, G. Eide, and J. Qian, "Embedded deterministic test for low cost manufacturing test," in Proc. ITC, 2002, pp. 301-310.
-
(2002)
Proc. ITC
, pp. 301-310
-
-
Rajski, J.1
Tyszer, J.2
Kassab, M.3
Mukherjee, N.4
Thompson, R.5
Tsai, H.6
Hertwig, A.7
Tamarapalli, N.8
Mrugalski, G.9
Eide, G.10
Qian, J.11
-
34
-
-
2542460835
-
-
Method and Apparatus for Selectively Compacting Test Responses, US Patent Number 557129, Apr. 29
-
J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "Method and Apparatus for Selectively Compacting Test Responses," US Patent Number 557129, Apr. 29, 2003.
-
(2003)
-
-
Rajski, J.1
Tyszer, J.2
Kassab, M.3
Mukherjee, N.4
-
35
-
-
0032204454
-
Test data decompression for multiple scan designs with boundary scan
-
Nov.
-
J. Rajski, J. Tyszer, and N. Zacharia, "Test data decompression for multiple scan designs with boundary scan," IEEE Trans. Comput., vol. 47, pp. 1188-1200, Nov. 1998.
-
(1998)
IEEE Trans. Comput.
, vol.47
, pp. 1188-1200
-
-
Rajski, J.1
Tyszer, J.2
Zacharia, N.3
-
36
-
-
84948440053
-
On test data volume reduction for multiple scan chain design
-
S. M. Reddy, K. Miyase, S. Kalihara, and I. Pomeranz, "On test data volume reduction for multiple scan chain design," in Proc. VLSI Test Symp., 2002, pp. 103-108.
-
(2002)
Proc. VLSI Test Symp.
, pp. 103-108
-
-
Reddy, S.M.1
Miyase, K.2
Kalihara, S.3
Pomeranz, I.4
-
37
-
-
84948408811
-
Novel techniques for achieving high at-speed transition fault test coverage for motorola's microprocessor based on PowerPC instruction set architecture
-
N. Tendolkar, R. Raina, R. Woltenberg, X. Lin, B. Swanson, and G. Aldrich, "Novel techniques for achieving high at-speed transition fault test coverage for motorola's microprocessor based on PowerPC instruction set architecture," in Proc. VLSI Test Symp., 2002, pp. 3-8.
-
(2002)
Proc. VLSI Test Symp.
, pp. 3-8
-
-
Tendolkar, N.1
Raina, R.2
Woltenberg, R.3
Lin, X.4
Swanson, B.5
Aldrich, G.6
-
38
-
-
0344408999
-
Test data compression - ITC 2002 roundtable
-
Mar./Apr.
-
"Test data compression - ITC 2002 roundtable," IEEE Design Test Comput., vol. 20, pp. 76-87, Mar./Apr. 2003.
-
(2003)
IEEE Design Test Comput.
, vol.20
, pp. 76-87
-
-
-
39
-
-
84943519736
-
Efficient seed utilization for reseeding based compression
-
E. H. Volkerink and S. Mitra, "Efficient seed utilization for reseeding based compression," in Proc. VLSI Test Symp., 2003, pp. 232-237.
-
(2003)
Proc. VLSI Test Symp.
, pp. 232-237
-
-
Volkerink, E.H.1
Mitra, S.2
|