Embedded computing: A VLIW approach to architecture, compilers and tools

Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools

Volumn , Issue , 2004, Pages 1-671

  Fisher, Joseph A ^a   Faraboschi, Paolo ^a   Young, Cliff ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85133420235     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1016/B978-1-55860-766-8.X5000-0     Document Type: Book

References (431)

1. Abidi A.A. Integrated Circuits in Magnetic Disk Drives. Proceedings of the 20th European Solid-State Circuits Conference 1994, 48-57. Abidi (1994).
2. Abramovitch D., Franklin G. A Brief History of Disk Drive Control. IEEE Control Systems Magazine 2002, vol. 22(no. 3):28-42. Abramovitch and Franklin (2002)., June.
3. Accetta M., Baron R., Golub D., Rashid R., Tevanian A., Young M. MACH: A New Kernel Foundation for UNIX Development. Technical Report, Computer Science Department, Carnegie-Mellon University 1986, Accetta et al. (1986).
4. ACE CoSy compilers At ACE Associated Computer Experts/ACE Associate Compiler Experts/ACE Consulting 2004, Web site at http://www.ace.nl.
5. Adiletta M., Rosenbluth M., Bernstein D., Wolrich G., Wilkinson H. The Next Generation of Intel IXP Network Processors. Intel Technology Journal 2002, vol. 6(no. 3):6-18. Adiletta et al. (2002)., Aug.
6. Aerts J., Marinissen E.J. Scan Chain Design for Test Time Reduction in Core-Based ICs. Proceedings of the 1998 International Test Conference 1998, 448-457. Aerts and Marinissen (1998)., Oct.
7. Aho A.V., Sethi R., Ullman J.D. Compilers: Principles, Techniques, and Tools 1986, Aho et al. (1986)., Addison-Wesley, Reading, MA.
8. Aho A.V., Ganapathi M., Tjiang S.W.K. Code Generation Using Tree Matching and Dynamic Programming. ACM Transactions on Programming Languages and Systems 1989, vol. 11(no. 4):491-516. Aho et al. (1989)., Oct.
9. Aiken A., Nicolau A. Optimal Loop Parallelization. Proceedings of the SIGPLAN 1988 Conference on Programming Language Design and Implementation 1988, 308-317. Aiken and Nicolau (1988)., June.
10. Albert E. A Transparent Method for Correlating Profiles with Source Programs. Proceedings of the 2nd Workshop on Feedback-Directed Optimization. Conjunction with the 32nd Annual International Symposium on Microarchitecture 1999, 33-39. Albert (1999)., Nov.
11. Albonesi D.H. The Inherent Energy Efficiency of Complexity-Adaptive Processors. Proceedings of the 1998 Power-Driven Microarchitecture Workshop in the 25th Annual International Symposium on Computer Architecture 1998, 107-112. Albonesi (1998)., June.
12. Aldworth P.J. System-on-a-Chip Bus Architectures for Embedded Applications. Proceedings of the 1999 International Conference on Computer Design 1999, 297-298. Aldworth (1999).
13. Allard R.W., Wolf K.A., Zemlin R.A. Some Effects of the 6600 Computer on Language Structures. Communications of the ACM 1964, vol. 7(no. 2):112-119. Allard et al. (1964)., Feb.
14. Allen J.R., Kennedy K. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach 2001, Allen and Kennedy (2001)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA.
15. Allen J.R., Kennedy K., Porterfield C., Warren J. Conversion of Control Dependence to Data Dependence. Proceedings of the 10th ACM Symposium on Principles of Programming Languages 1983, 177-189. Allen et al. (1983).
16. Almasi G. MaJIC: A Matlab Just-In-Time Compiler. Ph. D. Thesis, University of Illinois at Urbana-Champaign 2001, Almasi (2001).
17. Altera Corporation (2004). Web site at. http://www.altera.com.
18. Hybrid Systems III: Verification and Control, Lecture Notes in Computer Science 1066 1996, Springer-Verlag, Berlin, New York. R. Alur, T.A. Henzinger, E.D. Sontag (Eds.).
19. Analog Devices (2004). Web site at. http://www.analogdevices.com/processors.
20. Anderson J.M., Berc L., Dean J., Ghemawat S., Henzinger M., Leung S.-T.A., Sites D., Vandevoorde M., Waldspurger C., Weihl W.E. Continuous Profiling: Where Have All the Cycles Gone?. Technical Note 1997-016 1997, Anderson et al. (1997)., July, Digital Equipment Corporation, Systems Research Center.
21. Andrews M., Bender M.A., Zhang L. New Algorithms for the Disk Scheduling Problem. Proceedings of the 37th Annual Symposium on the Foundations of Computer Science 1996, 550-559. Andrews et al. (1996)., Oct.
22. Appel A.W. Modern Compiler Implementation in C 1998, Appel (1998a)., Cambridge University Press, New York.
23. Appel A.W. Modern Compiler Implementation in Java 1998, Appel (1998b)., Cambridge University Press, New York.
24. Appel A.W. Modern Compiler Implementation in ML 1998, Appel (1998c)., Cambridge University Press, New York.
25. Appel A.W., George L. Optimal Spilling for CISC Machines with Few Registers. Proceedings of the SIGPLAN 2001 Conference on Programming Language Design and Implementation 2001, 243-253. Appel and George (2001)., May.
26. ARC International (2004). Web site at. http://www.arc.com.
27. Advanced RISC Machines Ltd. An Introduction to Thumb 1995, ARM (1995)., Technical Report.
28. Arnold K., Gosling J., Holmes D. The Java Programming Language 2000, Arnold et al. (2000)., Addison-Wesley, Reading, MA. 3d ed.
29. Arvind, Kathail V., Pingali K. A Data Flow Architecture with Tagged Tokens. Technical Report TM 174, Laboratory for Computer Science, Massachusetts Institute of Technology 1980, Arvind et al. (1980).
30. Asanovic K. Energy-Exposed Instruction Set Architectures. Proceedings of the Work in Progress Session, 6th International Symposium on High-Performance Computer Architecture 2000, Asanovic (2000).
31. Ashenden P.J. The Designer's Guide to VHDL 2001, Ashenden (2001)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA. 2d ed.
32. Athanas P.M., Silverman H.F. Processor Reconfiguration Through Instruction-Set Metamorphosis. IEEE Computer 1993, vol. 26(no. 3):11-18. Athanas and Silverman (1993)., March.
33. August D.I., Connors D.A., Mahlke S.A., Sias J.W., Crozier K.M., Cheng B., Eaton P.R., Olaniran Q.B., Hwu W.W. Integrated, Predicated, and Speculative Execution in the IMPACT EPIC Architecture. Proceedings of the 25th Annual International Symposium on Computer Architecture 1998, 227-237. August et al. (1998)., July.
34. Bala V., Rubin N. Efficient Instruction Scheduling Using Finite State Automata. Proceedings of the 28th Annual International Symposium on Microarchitecture 1995, 46-56. Bala and Rubin (1995)., Dec.
35. Bala V., Duesterwald E., Banerjia S. Dynamo: A Transparent Dynamic Optimization System. Proceedings of the SIGPLAN 2000 Conference on Programming Language Design and Implementation 2000, 1-12. Bala et al. (2000)., May.
36. Balarin F., Chiodo M., Giusto P., Hsieh H., Jurecska A., Lavagno L., Sangiovanni-Vincentelli A., Sentovich E.M., Suzuki K. Synthesis of Software Programs for Embedded Control Applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 1999, vol. 18(no. 6):834-849. Balarin et al. (1999)., June.
37. Ball S. Debugging Embedded Microprocessor Systems 1998, Ball (1998).
38. Ball S. Analog Interfacing to Embedded Microprocessors 2003, Ball (2003)., Newnes, Boston. 2d ed.
39. Ball T., Larus J.R. Optimally Profiling and Tracing Programs. Proceedings of the 19th SIGPLAN-SIGACT Symposium on Principles of Programming Languages 1992, 59-70. Ball and Larus (1992)., Feb.
40. Ball T., Larus J.R. Optimally Profiling and Tracing Programs. ACM Transactions on Programming Languages and Systems 1994, vol. 16(no. 4):1319-1360. Ball and Larus (1994)., July.
41. Ball T., Larus J.R. Efficient Path Profiling. Proceedings of the 29th Annual International Symposium on Microarchitecture 1996, 46-57. Ball and Larus (1996)., Dec.
42. Balluchi A., Benvenuti L., DiBenedetto M., Pinello C., Sangiovanni-Vicentelli A. Automotive Engine Control and Hybrid Systems: Challenges and Opportunities. Proceedings of the IEEE 2000, vol. 88:888-912. Balluchi et al. (2000)., July, July.
43. Banerjia S. Instruction Scheduling and Fetch Mechanisms for Clustered VLIW Processors. Ph. D. Thesis, Department of Electrical and Computer Engineering, North Carolina State University 1998, Banerjia (1998).
44. Barnwell T.P., Nayebi K., Richardson C.H. Speech Coding: A Computer Laboratory Textbook 1996, Barnwell et al. (1996)., John Wiley and Sons, Inc., New York.
45. Barr M. Programming Embedded Systems in C and C++ 1999, Barr (1999)., O'Reilly & Associates, Sebastopol, CA.
46. Barr M. Embedded Systems Bibliography 2003, Barr (2003)., Online at http://www.netrino.com/Publications/Bibliography/, June.
47. Beck G.R., Yen D.W.L., Anderson T.L. The Cydra-5 Minisupercomputer: Architecture and Implementation. The Journal of Supercomputing 1993, vol. 7(no. 1-2):143-180. Beck et al. (1993)., May.
48. Bentley J. More Programming Pearls: Confessions of a Coder 1988, Bentley (1988)., Addison-Wesley, Reading, MA.
49. Bentley J. Programming Pearls 2000, Bentley (2000)., Addison-Wesley, Reading, MA. 2d ed.
50. Berkeley Design Technology, Inc. Summary of DSP Books and Significant Research Articles 2002, BDTI, Web site at http://www.bdti.com/faq/1.htm.
51. Bhaskaran V., Konstantinides K. Image and Video Compression Standards: Algorithms and Architectures 1997, Bhaskaran and Konstantinides (1997)., Kluwer Academic Publishers, Boston. 2d ed.
52. Bhavnagarwala A.J., Tang X., Meindl J.D. The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability. IEEE Journal of Solid-State Circuits 2001, vol. 36(no. 4):658-665. Bhavnagarwala et al. (2001)., April.
53. Blaauw G.A., Brooks F.P. Computer Architecture: Concepts and Evolution 1997, Blaauw and Brooks (1997)., Addison-Wesley, Reading, MA.
54. Bradlee D.G., Eggers S.J., Henry R.R. Integrating Register Allocation and Instruction Scheduling for RISCs. Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems 1991, 122-131. Bradlee et al. (1991a)., April.
55. Bradlee D.G., Henry R.R., Eggers S.J. The Marion System for Retargetable Instruction Scheduling. Proceedings of the SIGPLAN 1991 Conference on Programming Language Design and Implementation 1991, 229-240. Bradlee et al. (1991b)., June.
56. Briggs P. Register Allocation via Graph Coloring. Ph. D. Thesis, Rice University 1992, Briggs (1992).
57. Brooks D., Tiwari V., Martonosi M. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. Proceedings of the 27th Annual International Symposium on Computer Architecture 2000, 83-94. Brooks et al. (2000)., June.
58. Brown S.D., Francis R.J., Rose J., Vranesic Z.G. Field-Programmable Gate Arrays 1992, Brown et al. (1992)., Kluwer Academic Publishers, Boston.
59. Planning a Computer System: Project Stretch 1962, McGraw-Hill, New York. W. Buchholz (Ed.).
60. Burger D., Austin T.M. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin-Madison 1997, Burger and Austin (1997)., June.
61. Calder B., Jones M., Lindsay D., Martin J., Mozer M., Zorn B. Evidence-based Static Branch Prediction Using Machine Learning. ACM Transactions on Programming Languages and Systems 1997, vol. 19(no. 1). Calder et al. (1997)., Jan.
62. Callahan D., Kennedy K., Porterfield A. Software Prefetching. Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems 1991, 40-52. Callahan et al. (1991)., April.
63. Capitanio A., Dutt N., Nicolau A. Partitioning of Variables for Multiple-Register-File Architectures via Hypergraph Coloring. Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques 1994, 319-322. Capitanio et al. (1994)., Aug.
64. Cavanagh J.J.F. Digital Computer Arithmetic: Design and Implementation 1984, Cavanagh (1984)., McGraw-Hill, New York.
65. Control Data Corporation CDC Advanced Flexible Processor Microcode Cross Assembler (MICA) Reference Manual. Technical Report, CDC 1980, CDC (1980)., Publication No. 77900500, April.
66. Cesario W., Baghdadi A., Gauthier L., Lyonnard D., Nicolescu G., Paviot Y., Yoo S., Jerraya A.A., Diaz-Nava M. Component-Based Design Approach for Multicore SoCs. Proceedings of the 39th Design Automation Conference 2002, 789-794. Cesario et al. (2002)., June.
67. Chaitin G.J. Register Allocation and Spilling via Graph Coloring. Proceedings of the 1982 SIGPLAN Symposium on Compiler Construction 1982, 98-101. Chaitin (1982)., June.
68. Chandy K.M., Misra J. Distributed Simulations: A Case Study in Design and Verification of Distributed Programs. IEEE Transactions on Software Engineering 1979, vol. 5(no. 5):440-452. Chandy and Misra (1979)., Sept.
69. Chang P.P., Warter N.J., Mahlke S.A., Chen W.Y., Hwu W.W. Three Superblock Scheduling Models for Superscalar and Superpipelined Processors. Technical Report CRHC-91-25, Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign 1991, Chang et al. (1991a)., Oct.
70. Chang P.P., Mahlke S.A., Chen W.Y., Warter N.J., Hwu W.W. IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors. Proceedings of the 18th Annual International Symposium on Computer Architecture 1991, 266-275. Chang et al. (1991b)., May.
71. Chang P.P., Warter N.J., Mahlke S.A., Chen W.Y., Hwu W.W. Three Architectural Models for Compiler-Controlled Speculative Execution. IEEE Transactions on Computers 1995, vol. 44(no. 4):481-494. Chang et al. (1995)., April.
72. Chang H., Cooke L., Hunt M., Martin G., McNelly A., Todd L. Surviving the SoC Revolution: A Guide to Platform-Based Design 1999, Change et al. (1999)., Kluwer Academic Publishers, Boston.
73. Chaoui J., Cyr K., Giacalone J.-P., de Gregorio S., Masse Y., Muthusamy Y., Spits T., Budagavi M., Webb J. OMAP: Enabling Multimedia Applications in Third Generation (3G) Wireless Terminals. Texas Instruments Technical White Paper SWPA001 2000, Chaoui et al. (2000)., Dec.
74. Charlesworth A.E. An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family. IEEE Computer 1981, vol. 14(no. 9):18-27. Charlesworth (1981)., Sept.
75. Chekuri C., Johnson R., Motwani R., Natarajan B.K., Rau B.R., Schlansker M. Profile-Driven Instruction Level Parallel Scheduling with Application to Super Blocks. Proceedings of the 29th Annual International Symposium on Microarchitecture 1996, 58-67. Chekuri et al. (1996)., Dec.
76. Chen T.-F., Baer J.-L. A Performance Study of Software and Hardware Data Prefetching Schemes. Proceedings of the 21st Annual International Symposium on Computer Architecture 1994, 223-232. Chen and Baer (1994)., April.
77. Chinnery D., Keutzer K. Closing the Gap Between ASIC & Custom: Tools and Techniques for High-Performance ASIC Design 2002, Chinnery and Keutzer (2002)., Kluwer Academic Publishers, Boston.
78. Cho S. Power Management of iPAQ. Technical Report, Information Sciences Institute, University of Southern California 2001, Cho (2001)., On web site: http://www.pads.east.isi.edu/presentations/misc/sjcho-pm-report.pdf.
79. Choi Y., Knies A., Gerke L., Ngai T.-F. The Impact of If-Conversion and Branch Prediction on Program Execution on the Intel Itanium Processor. Proceedings of the 34th Annual International Symposium on Microarchitecture 2001, 182-191. Choi et al. (2001)., Dec.
80. Chou T.-L., Roy K. Accurate Power Estimation of CMOS Sequential Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1996, vol. 4(no. 3):369-380. Chou and Roy (1996)., Sept.
81. Christensen C.M. The Innovator's Dilemma: When New Technologies Cause Great Firms to Fail 1997, Christensen (1997)., Harvard Business School Press, Cambridge, MA.
82. Cideciyan R.D., Dolivo F., Hermann R., Hirt W., Schott W. A PRML System for Digital Magnetic Recording. IEEE Journal on Selected Areas in Communications 1992, vol. 10(no. 1):38-56. Cideciyan et al. (1992)., Jan.
83. Cody W.J., Coonen J.T., Gay D.M., Hanson K., Hough D., Kahan W., Karpinski R., Palmer J., Ris F.N., Stevenson D. A Proposed Radix- and Word-length-independent Standard for Floating-point Arithmetic. SIGNUM Newsletter 1985, vol. 20(no. 1):37-51. Cody et al. (1985)., Jan.
84. Cohen D. A Methodology for Programming a Pipeline Array Processor. Proceedings of the 11th Annual Workshop on Microprogramming 1978, 82-89. Cohen (1978)., Nov.
85. Colwell R.P., Steck R.L. A 0.6-?m BiCMOS Microprocessor with Dynamic Execution. Proceedings of the International Solid-State Circuits Conference 1995, 176-177. Colwell and Steck (1995).
86. Colwell R.P., Nix R.P., O'Donnell J.J., Papworth D.B., Rodman P.K. A VLIW Architecture for a Trace Scheduling Compiler. Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems 1987, 180-192. Colwell et al. (1987)., Oct.
87. Colwell R.P., Nix R.P., O'Donnell J.J., Papworth D.B., Rodman P.K. A VLIW Architecture for a Trace Scheduling Compiler. IEEE Transactions on Computers 1988, vol. 37(no. 8):967-979. Colwell et al. (1988)., Aug.
88. Colwell R.P., Hall W.E., Joshi C.S., Papworth D.B., Rodman P.K., Tornes J.E. Architecture and Implementation of a VLIW Supercomputer. Proceedings of the 1990 International Conference on Supercomputing 1990, 910-919. Colwell et al. (1990)., Nov.
89. Fast Simulation of Computer Architectures 1995, Kluwer Academic Publishers, Boston. T.M. Conte, C.E. Gimarc (Eds.).
90. Conte T.M., Banerjia S., Larin S.Y., Menezes K.N., Sathaye S.W. Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings. Proceedings of the 29th Annual International Symposium on Microarchitecture 1996, 201-211. Conte et al. (1996)., Dec.
91. Cooper K.D., Torczon L. Engineering a Compiler 2004, Cooper and Torczon (2004)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA.
92. Cordan B. Configurable Platform-Based SoC Design Techniques. Parts I and II, EE Design 2001, Cordan (2001)., March 12 and March 20.
93. Cordan B. Configurable Platform-Based SoC Design Techniques. Part II, EE Design 2001, Cordan (2001b)., March 20.
94. Cover T.M., Thomas J.A. Elements of Information Theory 1991, Cover and Thomas (1991)., Wiley Interscience, New York.
95. Crowley P., Franklin M.A., Hadimioglu H., Onufryk P.Z. Network Processor Design: Issues and Practices 2003, Volume I. Crowley et al. (2003)., (an imprint of Elsevier), Morgan Kaufmann Publishers, San Francisco, CA.
96. Culler D.E., Singh J.P., Gupta A. Parallel Computer Architecture: A Hardware/Software Approach 1998, Culler et al. (1998)., (an imprint of Elsevier), Morgan Kaufmann Publishers, San Francisco, CA.
97. Dasgupta S. The Organization of Microprogram Stores. ACM Computing Surveys 1979, vol. 11(no. 1):39-65. Dasgupta (1979)., March.
98. Davidson E.S. The Design and Control of Pipelined Function Generators. Proceedings of the 1971 International Conference on Systems, Networks, and Computers 1971, Davidson (1971).
99. Davidson E.S., Shar L.E., Thomas A.T., Patel J.H. Effective Control for Pipelined Processors. Proceedings of the 15th IEEE Computer Society International Conference 1975, 181-184. Davidson et al. (1975)., Feb.
100. Dehnert J.C., Towle R.A. Compiling for the Cydra 5. The Journal of Supercomputing 1993, vol. 7(no. 1-2):181-227. Dehnert and Towle (1993)., May.
101. Dehnert J.C., Hsue P.Y.-T., Bratt J.P. Overlapped Loop Support in the Cydra 5. Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems 1989, 26-38. Dehnert et al. (1989)., April.
102. DeHon A. Reconfigurable Architectures for General Purpose Computing. Ph. D. Thesis, AI Laboratory, Massachusetts Institute of Technology 1996, DeHon (1996).
103. Dennis J.B., Misunas D.P. A Preliminary Architecture for a Basic Data-flow Computer. Proceedings of the 2nd Annual International Symposium on Computer Architecture 1974, 126-132. Dennis and Misunas (1974)., Dec.
104. Design and Reuse (2004). Web site at. http://www.design-reuse.com.
105. Desoli G. Instruction Assignment for Clustered VLIW DSP Compilers: A New Approach. Technical Report HPL-98-13, Hewlett-Packard 1998, Desoli (1998)., Feb.
106. DSP Group (2004). Web site at. http://www.dspg.com.
107. DSP/C (2004). Web site at. http://www.dsp-c.org/.
108. Ebcio?lu K., Altman E.R. DAISY: Dynamic Compilation for 100% Architectural Compatibility. Proceedings of the 24th Annual International Symposium on Computer Architecture 1997, 26-37. Ebcio?lu and Altman (1997)., June.
109. Economides (2004). Nick Economides, web site at. http://www.stern.nyu.edu/networks/site.html.
110. EE Times (2004). Web site at. http://www.eet.com.
111. Eichenberger A.E., Davidson E.S. Stage Scheduling: A Technique to Reduce the Register Requirements of a Modulo Schedule. Proceedings of the 28th Annual International Symposium on Microarchitecture 1995, 338-349. Eichenberger and Davidson (1995)., Nov.
112. Eichenberger A.E., Davidson E.S. A Reduced Multipipeline Machine Description that Preserves Scheduling Constraints. Proceedings of the SIPGLAN 1996 Conference on Programming Language Design and Implementation 1996, 12-22. Eichenberger and Davidson (1996)., May.
113. Ellis J.R. Bulldog: A Compiler for VLIW Architectures. Ph.D. Thesis, Yale University 1985, Ellis (1985).
114. Ellis M.A., Stroustrup B. The Annotated C++ Reference Manual 1990, Ellis and Stroustrup (1990)., Addison-Wesley, Reading, MA.
115. Embedded Linux Consortium (2004). Web site at. http://www.embedded-linux.org.
116. Embedded Processor Watch (1998-2004). Web site at. http://www.mdronline.com/publications/e-watch.html.
117. Embedded Systems Programming (2004). Web site at. http://www.embedded.com.
118. Emer J.S., Clark D.W. A Characterization of Processor Performance in the VAX-11/780. Proceedings of the 11th Annual Symposium on Computer Architecture 1984, 301-310. Emer and Clark (1984)., Jan.
119. Emmelmann H., Schroeer F.-W., Landwehr R. BEG - A Generator for Efficient Backends. Proceedings of the SIGPLAN 89 Conference on Programming Language Design and Implementation 1989, 227-237. Emmelmann et al. (1989)., July.
120. ETSI EN 300 723 V6.1.1 (2000-11) Digital Cellular Telecommunications System (Phase 2+); Enhanced Full Rate (EFR) Speech Processing Functions; General Description (GSM 06.51 version 6.1.1 Release 1997) 2000, ETSI (2000a)., Nov., European Telecommunications Standards Institute.
121. ETSI EN 300 724 V8.0.1 (2000-11) Digital Cellular Telecommunications System (Phase 2+) (GSM); ANSI-C Code for the GSM Enhanced Full Rate (EFR) Speech Codec (GSM 06.53 version 8.0.1 Release 1999) 2000, ETSI (2000b)., Nov., European Telecommunications Standards Institute.
122. Fan X., Ellis C.S., Lebeck A.R. Synergy Between Power-Aware Memory System and Processor Voltage Scaling. Technical Report CS-2002-12, Department of Computer Science, Duke University 2002, Fan et al. (2002)., Nov.
123. Faraboschi P., Desoli G., Fisher J.A. Clustered Instruction-Level Parallel Processors. Technical Report HPL-98-204, Hewlett-Packard 1998, Faraboschi et al. (1998).
124. Faraboschi P., Brown G., Fisher J.A., Desoli G., Homewood F. Lx: A Technology Platform for Customizable VLIW Embedded Processing. Proceedings of the 27th Annual International Symposium on Computer Architecture 2000, 203-213. Faraboschi et al. (2000)., June.
125. Farkas K.I., Jouppi N.P., Chow P. Register File Design Considerations in Dynamically Scheduled Processors. DEC/WRL Research Report 95/10, Digital Equipment Corporation, Western Research Laboratory 1995, Farkas et al. (1995)., Nov.
126. Farkas K.I., Chow P., Jouppi N.P., Vranesic Z. Memory-System Design Considerations for Dynamically-Scheduled Processors. DEC/WRL Technical Report 97/1, Digital Equipment Corporation, Western Research Laboratory 1997, Farkas et al. (1997a)., Feb.
127. Farkas K.I., Chow P., Jouppi N.P., Vranesic Z. The Multicluster Architecture: Reducing Cycle Time Through Partitioning. Proceedings of the 30th Annual International Symposium on Microarchitecture 1997, 149-159. Farkas et al. (1997b)., Dec.
128. Fauth A., Van Praet J., Freericks M. Describing Instruction Set Processors Using nML. Proceedings of the 1995 European Conference on Design and Test 1995, 503-507. Fauth et al. (1995)., March.
129. Fernandes M., Llosa J., Topham N. Using Queues for Register File Organization in VLIW Architectures. Technical Report ECS-CSG-29-97, Department of Computer Science, University of Edinburgh 1997, Fernandes et al. (1997)., Feb.
130. Fernandes M.M., Llosa J., Topham N. Partitioned Schedules for VLIW Architectures. Proceedings of the 12th International Parallel Processing Symposium 1998, 386-391. Fernandes et al. (1998)., March.
131. Fisher J.A. The Optimization of Horizontal Microcode Within and Beyond Basic Blocks: An Application of Processor Scheduling with Resources. Ph. D. Dissertation, Technical Report COO-3077-161, Courant Mathematics and Computing Laboratory, New York University, New York 1979, Fisher (1979)., Oct.
132. n Way Jump Microinstruction Hardware and an Effective Instruction Binding Method. Proceedings of the 13th Annual Workshop on Microprogramming 1980, 64-75. Fisher (1980)., Nov.
133. Fisher J.A. Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Transactions on Computers 1981, vol. 30(no. 7):478-490. Fisher (1981)., July.
134. Fisher J.A. Very Long Instruction Word Architectures and the ELI-512. Proceedings of the 10th Annual International Symposium on Computer Architecture 1983, 140-150. Fisher (1983)., June.
135. Fisher J.A. Global Code Generation for Instruction-Level Parallelism: Trace Scheduling-2. Hewlett-Packard Laboratories Technical Report HPL-93-43 1993, Fisher (1993).
136. Fisher J.A., Freudenberger S.M. Predicting Conditional Branch Directions from Previous Runs of a Program. Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems 1992, 85-95. Fisher and Freudenberger (1992)., Sept.
137. Fisher J.A., Rau B.R. Instruction-level Parallel Processing. Science 1991, vol. 253:1233-1241. Fisher and Rau (1991)., Sept.
138. Fisher J.A., Landskov D., Shriver B.D. Microcode Compaction: Looking Backward and Looking Forward. Proceedings of the 1981 National Computer Conference 1981, 95-102. Fisher et al. (1981)., May.
139. Fisher J.A., Faraboschi P., Desoli G. Custom-Fit Processors: Letting Applications Define Architectures. Proceedings of the 29th Annual International Symposium on Microarchitecture 1996, 324-335. Fisher et al. (1996)., Dec.
140. Flautner K., Mudge T. Vertigo: Automatic Performance-Setting for Linux. Proceedings of the 5th Symposium on Operating Systems Design and Implementation 2002, 105-116. Flautner and Mudge (2002)., Dec.
141. Fleischmann M. Longrun Power Management. White Paper, Transmeta Corporation 2001, Fleischmann (2001)., Jan.
142. Flinn J., Satyanarayanan M. Powerscope: A Tool for Profiling the Energy Usage of Mobile Applications. Proceedings of the 2nd IEEE Workshop on Mobile Computer Systems and Applications, in conjunction with the 3rd USENIX Symposium on Operating Systems Design and 1999, 2-10. Flinn and Satyanarayanan (1999)., Feb.
143. Flynn M.J. Computer Architecture: Pipelined and Parallel Processor Design 1995, Flynn (1995)., Jones and Bartlett Publishers, Boston.
144. Foley J.D., van Dam A., Feiner S.K., Hughes J.F. Computer Graphics: Principles and Practice in C 1995, Foley et al. (1995)., Addison-Wesley, Reading, MA. 2d ed.
145. Fraser C.W., Hanson D.R., Proebsting T.A. Engineering a Simple, Efficient Code-Generator Generator. ACM Letters on Programming Languages and Systems 1992, vol. 1(no. 3):213-226. Fraser et al. (1992a)., Sept.
146. Fraser C.W., Henry R.R., Proebsting T.A. BURG - Fast Optimal Instruction Selection and Tree Parsing. SIGPLAN Notices 1992, vol. 27(no. 4):68-76. Fraser et al. (1992b)., April.
147. Freeman C., Soete L. The Economics of Industrial Innovation 1997, Freeman and Soete (1997)., MIT Press, Cambridge, MA. 3d ed.
148. Free Software Foundation GCC (2004). Web site at. http://www.gcc.gnu.org.
149. Fu J., Patel J., Janssens B. Stride Directed Prefetching in Scalar Processors. Proceedings of the 25th Annual International Symposium on Microarchitecture 1992, 102-110. Fu et al. (1992)., Dec.
150. Fujimoto R.M. Parallel Discrete Event Simulation. Communications of the ACM 1990, vol. 33(no. 10):30-53. Fujimoto (1990)., Oct.
151. Gajski D., Vahid F., Narayan S., Gong J. Specification and Design of Embedded Systems 1994, Gajski et al. (1994)., Prentice Hall, Englewood Cliffs, NJ.
152. Gajski D., Zhu J., Domer R., Gerstlauer A., Zhao S. SpecC: Specification Language and Methodology 2000, Gajski et al. (2000)., Kluwer Academic Publishers, Boston.
153. Gallagher D.M., Chen W.Y., Mahlke S.A., Gyllenhaal J.C., Hwu W.W. Dynamic Memory Disambiguation Using the Memory Conflict Buffer. Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems 1994, 183-193. Gallagher et al. (1994)., Oct.
154. Ganssle J., Barr M. Embedded Systems Dictionary 2003, Ganssle and Barr (2003)., CMP Books, Lawrence, KS.
155. George L., Blume M. Taming the IXP Network Processor. Proceedings of the SIGPLAN 2003 Conference on Programming Language Design and Implementation 2003, 26-37. George and Blume (2003)., May.
156. Gloy N., Smith M.D. Procedure Placement Using Temporal-Ordering Information. ACM Transactions on Programming Languages and Systems 1999, vol. 21(no. 5):977-1027. Gloy and Smith (1999)., Sept.
157. Goldberg D. Computer Arithmetic. Computer Architecture: A Quantitative Approach 1996, A1-A77. Goldberg (1996)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA. 2d ed. J.L. Hennessy, D.A. Patterson (Eds.).
158. Goldschmidt S., Hennessy J.L. The Accuracy of Trace-Driven Simulations of Multiprocessors. Proceedings of the 1993 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems 1993, 146-157. Goldschmidt and Hennessy (1993)., June.
159. Goodman J.R. Using Cache Memory to Reduce Processor-Memory Traffic. Proceedings of the 10th Annual International Symposium on Computer Architecture 1983, 124-131. Goodman (1983)., June.
160. Goodwin D.W., Wilken K.D. Optimal and Near-Optimal Global Register Allocation Using 0-1 Integer Programming. Scftware-Practice and Experience 1996, vol. 26(no. 8):929-965. Goodwin and Wilken (1996)., Aug.
161. Govil K., Chan E., Wasserman H. Comparing Algorithms For Dynamic Speed-Setting of a Low-Power CPU. Technical Report TR-95-017, International Computer Science Institute (ICSI), Berkeley, CA 1995, 13-25. Govil et al. (1995)., Also, Dec. 1995.
162. Graham S.L., Kessler P.B., McKusick M.K. Gprof: A Call Graph Execution Profiler. Proceedings of the 1982 SIGPLAN Symposium on Compiler Construction 1982, 120-126. Graham et al. (1982)., June.
163. Grehan R., Moote R., Cyliax I. Real-Time Programming: A Guide to 32-Bit Embedded Development 1998, Grehan et al. (1998)., Addison-Wesley, Reading, MA.
164. Grunwald D., Levis P., Farkas K., Morrey C., Neufeld M. Policies for Dynamic Clock Scheduling. Proceedings of the 4th Symposium on Operating System Design and Implementation 2000, 73-86. Grunwald et al. (2000)., Oct.
165. Gupta A., Hennessy J., Gharachorloo K., Mowry T., Weber W.-D. Comparative Evaluation of Latency Reducing and Tolerating Techniques. Proceedings of the 18th Annual International Symposium on Computer Architecture 1991, 254-263. Gupta et al. (1991), April.
166. Gwennap L. Intel's P6 Uses Decoupled Superscalar Design. Microprocessor Report 1995, vol. 9(no. 2):9-15. Gwennap (1995)., Feb.
167. Gwennap L. Digital 21264 Sets New Standard. Microprocessor Report 1996, vol. 10(no. 14):11-16. Gwennap (1996)., Oct.
168. Gyllenhaal J.C., Hwu W.W. HMDES Version 2.0 Specification. Technical Report IMPACT-96-3, Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign 1996, Gyllenhaal and Hwu (1996).
169. Hadjiyiannis G., Hanono S., Devadas S. ISDL: An Instruction Set Description Language for Retargetability. Proceedings of the 34th Conference on Design Automation 1997, 299-302. Hadjiyiannis et al. (1997)., June.
170. Hajj N.B.I., Stamoulis G., Bellas N., Polychronopoulos C. Architectural and Compiler Support for Energy Reduction in the Memory Hierarchy of High Performance Microprocessors. Proceedings of the 1998 International Symposium on Low Power Electronics and Design 1998, 70-75. Hajj et al. (1998)., Aug.
171. Halambi A., Grun P., Ganesh V., Khare A., Dutt N., Nicolau A. Expression: A Language for Architecture Exploration Through Compiler/Simulator Retargetability. Proceedings of the 1999 Conference on Design Automation and Test in Europe 1999, 485-490. Halambi et al. (1999)., Jan.
172. Harvard Machine SUIF (2004). Web site at. http://www.eecs.harvard.edu/hube/research/machsuif.html.
173. Hashemi A.H., Kaeli D.R., Calder B. Efficient Procedure Mapping Using Cache Line Coloring. Proceedings of the SIGPLAN 1997 Conference on Programming Language Design and Implementation 1997, 171-182. Hashemi et al. (1997)., May.
174. Haskell B.G., Puri A., Netravali A.N. Digital Video: An Introduction to MPEG-2 1997, Haskell et al. (1997)., Chapman & Hall, London.
175. Hauser J.R., Wawrzynek J. Garp: A MIPS Processor with a Reconfigurable Coprocessor. Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines 1997, 24-33. Hauser and Wawrzynek (1997)., April.
176. Havanki W.A. Treegion Scheduling for VLIW Processors. MS Thesis, Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 1997, Havanki (1997)., July.
177. Havanki W.A., Banerjia S., Conte T.M. Treegion Scheduling for Wide Issue Processors. Proceedings of the 4th International Symposium on High-Performance Computer Architecture 1998, 226-276. Havanki et al. (1998)., Feb.
178. Henderson Rebecca Henderson testimony in the Microsoft antitrust proceedings 2000, On Web site http://www.usdoj.gov/atr/cases/f4600/4644.htm.
179. Hennessy J.L., Patterson D.A. Computer Architecture: A Quantitative Approach 2003, Hennessy and Patterson (2003)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA. 3d ed.
180. Hill M.D., Jouppi N.P., Sohi G. Readings in Computer Architecture 1999, Hill et al. (1999)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA.
181. Hinton G., Sager D., Upton M., Boggs D., Carmean D., Kyker A., Roussel P. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal 2001, Hinton et al. (2001)., Q1, Feb.
182. Hong I., Kirovski D., Qu G., Potkonjak M., Srivastava M. Power Optimization of Variable Voltage Core-Based Systems. Proceedings of the 35th Conference on Design Automation 1998, 176-181. Hong et al. (1998)., May.
183. Hanono S., Devadas S. Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator. Proceedings of the 35th Design Automation Conference 1998, 510-515. Hanono and Devadas (1998)., June.
184. Husak D. Network Processors: A Definition and Comparison. C-Port White Paper, Motorola 2000, Husak (2000).
185. Hwu W.W., Chang P.P. Achieving High Instruction Cache Performance with an Optimizing Compiler. Proceedings of the 16th Annual International Symposium on Computer Architecture 1989, 242-251. Hwu and Chang (1989)., April.
186. Hwu W.W., Patt Y.N. Checkpoint Repair for High-Performance Out-of-Order Execution Machines. IEEE Transactions on Computers 1987, vol. 36(no. 12):1496-1514. Hwu and Patt (1987)., Dec.
187. Hwu W.W., Mahlke S.A., Chen W.Y., Chang P.P., Warter N.J., Bringmann R.A., Ouellette R.G., Hank R.E., Kiyohara T., Haab G.E., Holm J.G., Lavery D.M. The Superblock: An Effective Technique for VLIW and Superscalar Compilation. The Journal of Supercomputing 1993, vol. 7(no. 1-2):229-248. Hwu et al. (1993)., May.
188. International Business Machines (IBM) Corporation CodePack: PowerPC Code Compression Utility User's Manual Version 3.0. IBM Technical Report 1998, IBM (1998).
189. IBM (2004). IBM CoreConnect bus architecture. Web site at. http://www.chips.ibm.com/products/coreconnect
190. IEEE 610.12-1990 IEEE Standard Glossary of Software Engineering Terminology 1990, IEEE (1990), Institute of Electrical and Electronics Engineers.
191. IEEE 1394-1995 IEEE Standard for a High Performance Serial Bus-Firewire 1995, IEEE (1995)., Institute of Electrical and Electronics Engineers.
192. Impact Resarch Group (2004). Web site at. http://www.crhc.uiuc.edu/Impact.
193. Intel Corporation Intel IXP1200 Network Processor Family Hardware Reference Manual 2001, Intel (2001)., Dec.
194. Intel (2001). Intel Corporation. PCA (Intel Personal Internet Client Architecture) developer's Web site at. http://www.intel.com/pca/.
195. C99 Standard ISO/IEC 9899 International Organization for Standardization 1999, ISO (1999).
196. ISO JPEG (2004). Web site at. http://www.jpeg.org.
197. Jack K. Video Demystified: A Handbook for the Digital Engineer 2001, Jack (2001)., LLH Technology Publishing, Eagle Rock, VA. 3d ed.
198. Jacobs D., Prins J., Siegel P., Wilson K. Monte Carlo Techniques in Code Optimization. Proceedings of the 15th Annual Workshop on Microprogramming 1982, 143-148. Jacobs et al. (1982)., Oct.
199. Jas A., Touba N.A. Test Vector Decompression via Cyclical Scan Chains and its Applications to Testing Core-Based Designs. Proceedings of the 1998 IEEE International Test Conference 1998, 458-464. Jas and Touba (1998)., Oct.
200. Jas A., Pouya B., Touba N.A. Virtual Scan Chains: A Means for Reducing Scan Length in Cores. Proceedings of the 18th IEEE VLIS Test Symposium 2000, 73-78. Jas et al. (2000)., April.
201. Jefferson D.R. Virtual Time. ACM Transactions on Programming Languages and Systems 1985, vol. 7(no. 3):404-425. Jefferson (1985)., July.
202. Jefferson D.R., Sowizral H. Fast Concurrent Simulation Using the Time Warp Mechanism, Part I: Local Control. Rand Note N-1906AF 1982, Jefferson and Sowizral (1982)., Dec., The Rand Corporation.
203. Johnson M. Superscalar Micorprocessor Design 1991, Johnson (1991)., Prentice Hall, Englewood Cliffs, NJ.
204. Johnson R., Schlankser M. Analysis Techniques for Predicated Code. Proceedings of the 29th Annual International Symposium on Microarchitecture 1996, 100-113. Johnson and Schlansker (1996)., Dec.
205. Jolly R.D. A 9-ns 1.4 Gigabyte/s, 17-Ported CMOS Register File. IEEE Journal of Solid-State Circuits 1991, vol. 26(no. 10):1407-1412. Jolly (1991)., Oct.
206. Jouppi N.P. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. DEC/WRL Technical Note TN-14 1990, Jouppi (1990)., March, Digital Equipment Corporation, Western Research Laboratory.
207. Jouppi N.P., Wall D.W. Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines. DEC/WRL Research Report 89/7, Digital Equipment Corporation, Western Research Laboratory 1989, Jouppi and Wall (1989)., July.
208. JPEG Group (2004). Web site at. http://www.ijg.org.
209. Kailas K., Agrawala A., Ebcoiglu K. CARS: A New Code Generation Framework for Clustered ILP Processors. Proceedings of the 7th International Symposium on High-Performance Computer Architecture 2001, 133-146. Kailas et al. (2001)., Jan.
210. Kahan W. Mathematics Written in Sand-the HP-15C, Intel 8087, etc. 1983 Statistical Computing Section of the Proceedings of the American Statistical Association 1983, 12-26. Kahan, (a retyped version is available at http://www.cs.berkeley.edu/~wkahan/MathSand.pdf).
211. Kandemir M., Vijaykrishnan N., Irwin M.J., Ye W. Influence of Compiler Optimizations on System Power. Proceedings of the 37th Conference on Design Automation 2000, 304-307. Kandemir et al. (2000)., June.
212. Kastner D. TDL: A Hardware and Assembly Description Language. Technical Report TDL 1.4, Saarland University 2000, Kastner (2000).
213. Kathail V., Schlansker M., Rau B.R. HPL PlayDoh Architecture Specification: Version 1.0. Technical Report HPL-93-80, Hewlett-Packard Laboratories 1994, Kathail et al. (1994)., March.
214. Kemp T.M., Montoye R.K., Harper J.D., Palmer J.D., Auerbach D.J. A Decompression Core for PowerPC. IBM Journal of Research and Development 1998, vol. 42(no. 6):807-812. Kemp et al. (1998)., Nov.
215. Kernighan B.W., Pike R. The Practice of Programming 1999, Kernighan and Pike (1999)., Addison-Wesley, Reading, MA.
216. Kernighan B.W., Ritchie D.M. The C Programming Language 1978, Kernighan and Ritchie (1978)., Prentice Hall, Englewood Cliffs, NJ.
217. Kernighan B.W., Ritchie D.M. The C Programming Language 1988, Kernighan and Ritchie (1988)., Prentice Hall, Englewood Cliffs, NJ. 2d ed.
218. Kipphan H. Handbook of Print Media: Technologies and Production Methods 2001, Kipphan (2001)., Springer-Verlag, New York.
219. Klaiber A.C., Levy H.M. An Architecture for Software-Controlled Data Prefetching. Proceedings of the 18th Annual International Symposium on Computer Architecture 1991, 43-63. Klaiber and Levy (1991)., April.
220. Klaiber A. The Technology Behind Crusoe Processors. White Paper, Transmeta Corporation 2000, Klaiber (2000)., Jan.
221. Speech Coding and Synthesis 1995, Elsevier, Burlington, MA. W.B. Klejin, K.K. Paliwal (Eds.).
222. Kogge P.M. Parallel Algorithms for the Efficient Solution of Recurrence Problems. Ph.D. Thesis, Standford University 1972, Kogge (1972), Dec.
223. Kogge P.M. Maximal Rate Pipelined Solutions to Recurrence Problems. Proceedings of the 1st Annual Symposium on Computer Architecture 1973, 71-76. Kogge (1973).
224. Kogge P.M. The Microprogramming of Pipelined Processors. Proceedings of the 4th Annual International Symposium on Computer Architecture 1977, 63-69. Kogge (1977)., March.
225. Kozuch M., Wolfe A. Compression of Embedded System Programs. Proceedings of the 1994 IEEE International Conference on Computer Design 1994, 270-277. Kozuch and Wolfe (1994)., Oct.
226. Labrousse J., Slavenburg G.A. A 500 MHz Microprocessor with a Very Long Instruction Word Architecture. Proceedings of the IEEE International Solid-State Circuits Conference 1990, 44-45. Labrousse and Slavenburg (1990)., Feb.
227. Lala J.H., Harper R.E. Architectural Principles for Safety-Critical Real-Time Applications. Proceedings of the IEEE 1994, vol. 82:25-40. Lala and Harper (1994)., Jan., Jan.
228. Lam M.S. Software Pipelining: An Effective Scheduling Technique for VLIW Machines. Proceedings for the SIGPLAN 1988 Conference on Programming Language Design and Implementation 1988, 318-328. Lam (1988)., June.
229. Lam M.S., Wilson R.P. Limits of Control Flow on Parallelism. Proceedings of the 19th Annual International Symposium on Computer Architecture 1992, 46-57. Lam and Wilson (1992)., April.
230. Lampson B.W. Hints for Computer System Design. Proceedings of the 9th ACM Symposium on Operating Systems Principles 1983, 33-48. Lampson (1983)., Oct.
231. Landskov D., Davidson S., Shriver B., Mallett P.W. Local Microcode Compaction Techniques. ACM Computing Surveys 1980, vol. 12(no. 3):261-294. Landskov et al. (1980)., Sept.
232. Lanneer D., Van Praet J., Kifli A., Schoofs K., Geurts W., Thoen F., Goossens G. Chess: Retargetable Code Generation for Embedded DSP Processors. Code Generation for Embedded Processors 1995, 85-102. Lanneer et al. (1995)., Kluwer Academic Publishers, Boston. P. Marwedel, G. Goossens (Eds.).
233. Lapinskii V.S., Jacome M.F., De Veciana G.A. Cluster Assignment for High-Performance Embedded VLIW Processors. ACM Transactions on Design Automation of Electronic Systems 2002, vol. 7(no. 3):430-454. Lapinskii et al. (2002)., July.
234. Larin S.Y., Conte T.M. Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors. Proceedings of the 32nd Annual International Symposium on Microarchitecture 1999, 82-92. Larin and Conte (1999)., Nov.
235. Larus J.R. Efficient Program Tracing. IEEE Computer 1993, vol. 26(no. 5):52-61. Larus (1993)., May.
236. Larus J.R. Whole Program Paths. Proceedings of the SIGPLAN 1999 Conference on Programming Language Design and Implementation 1999, 259-269. Larus (1999)., May.
237. Le Gall D. MPEG: A Video Compression Standard for Multimedia Applications. Communications of the ACM 1991, vol. 34(no. 4):46-58. Le Gall (1991)., April.
238. Lee R. Multimedia Enhancements for PA-RISC Processors. Proceedings of Hot Chips VI 1994, 183-192. Lee (1994)., Aug.
239. Lee R. Accelerating Multimedia with Enhanced Microprocessors. IEEE Micro 1995, vol. 15(no. 2):22-32. Lee (1995)., April.
240. Lee E. Embedded Software. Advances in Computers 2002, Lee (2002)., Also at web site http://www.ptolemy.eecs.berkeley.edu/publications/papers/02/embsoft/embsoftwre.pdf., Academic Press, London. M. Zelkowitz (Ed.).
241. Lee M.T.-C., Tiwari V., Malik S., Fujita M. Power Analysis and Low-Power Scheduling Techniques for Embedded DSP Software. Proceedings of the 8th International Symposium on System Synthesis 1995, 110-115. Lee et al. (1995)., Sept.
242. Lefurgy C., Bird P., Chen I.-C., Mudge T. Improving Code Density Using Compression Techniques. Proceedings of the 30th Annual International Symposium on Microarchitecture 1997, 194-203. Lefurgy et al. (1997)., Dec.
243. Lefurgy C., Piccininni E., Mudge T. Evaluation of a High Performance Code Compression Method. Proceedings of the 32nd Annual International Symposium on Microarchitecture 1999, 93-102. Lefurgy et al. (1999)., Nov.
244. Leupers R. Retargetable Code Generation for Digital Signal Processors 1997, Leupers (1997)., Kluwer Academic Publishers, Boston.
245. Leupers R. Instruction Scheduling for Clustered VLIW DSPs. Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques 2000, 291-300. Leupers (2000)., Oct.
246. Leupers R., David F. A Uniform Optimization Technique for Offset Assignment Problems. Proceedings of the 11th International Symposium on System Synthesis 1998, 3-8. Leupers and David (1998)., Dec.
247. Leupers R., Marwedel P. Time-Constrained Code Compaction for DSPs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1997, vol. 5(no. 1):112-122. Leupers and Marwedel (1997)., March.
248. Leupers R., Marwedel P. Retargetable Compiler Technology for Embedded Systems: Tools and Applications 2001, Leupers and Marwedel (2001)., Kluwer Academic Publishers, Boston.
249. Li T., John L.K. Run-Time Modeling and Estimation of Operating System Power Consumption. Proceedings of the 2003 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems 2003, 160-171. Li and John (2003)., June.
250. Liang S. Java Native Interface: Programmer's Guide and Specification 1999, Liang (1999)., Addison-Wesley, Reading, MA.
251. Liao S., Devadas S., Keutzer K., Tjiang S., Wang A. Code Optimization Techniques for Embedded DSP Microprocessors. Proceedings of the 32nd Conference on Design Automation 1995, 599-604. Liao et al. (1995)., Jan.
252. Liao S., Devadas S., Keutzer K., Tjiang S., Wang A., Araujo G., Sudarsanam A., Malik S., Zivojnovic V., Meyr H. Code Generation and Optimization Techniques for Embedded Digital Signal Processors. Hardware/Software Co-Design 1996, Liao et al. (1996)., Kluwer Academic Publishers, Boston. G. de Micheli, M. Sami (Eds.).
253. Lindholm T., Yellin F. The Java Virtual Machine Specification 1999, Lindholm and Yellin (1999)., Addison-Wesley, Reading, MA. 2d ed.
254. Lions J. Lions' Commentary on UNIX 1977, Lions (1996)., AnnaBooks (RTC Books), San Clemente, CA. 6th ed.
255. Lipasti M.H., Shen J.P. Exceeding the Dataflow Limit Via Value Prediction. Proceedings of the 29th Annual International Symposium on Microarchitecture 1996, 226-237. Lipasti and Shen (1996)., Dec.
256. Liu C.L., Layland J.W. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment. Journal of the ACM 1973, vol. 20(no. 1):46-61. Liu and Layland (1973)., Jan.
257. Llosa J., Freudenberger S.M. Reduced Code Size Modulo Scheduling in the Absence of Hardware Support. Proceedings of the 35th Annual International Symposium on Microarchitecture 2002, 99-110. Llosa and Freudenberger (2002)., Nov.
258. Llosa J., Valero M., Ayguadé E., González A. Hypernode Reduction Modulo Scheduling. Proceedings of the 28th Annual International Symposium on Microarchitecture 1995, 350-360. Llosa et al. (1995)., Dec.
259. Llosa J., González A., Valero M., Ayguadé E. Swing Modulo Scheduling: A Lifetime-Sensitive Approach. Proceedings of the 1996 International Conference on Parallel Architectures and Compilation Techniques 1996, 80-86. Llosa et al. (1996)., Oct.
260. Llosa J., Valero M., Ayguadé E., González A. Modulo Scheduling with Reduced Register Pressure. IEEE Transactions on Computers 1998, vol. 47(no. 6):625-638. Llosa et al. (1998)., June.
261. Lowney P.G., Freudenberger S.M., Karzes T.J., Lichtenstein W.D., Nix R.P., O'Donnell J.S., Ruttenberg J.C. The Multiflow Trace Scheduling Compiler. Journal of Supercomputing 1993, vol. 7(no. 1-2):51-142. Lowney et al. (1993)., May.
262. Luk C.-K., Mowry T.C. Compiler-Based Prefetching for Recursive Data Structures. Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems 1996, 222-233. Luk and Mowry (1996)., Oct.
263. Luk C.-K., Mowry T.C. Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors. Proceedings of the 31st Annual International Symposium on Microarchitecture 1998, 182-194. Luk and Mowry (1998)., Nov.
264. Macii E., Pedram M., Somenzi F. High-Level Power Modeling, Estimation, and Optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 1998, vol. 17(no. 11):1061-1079. Macii et al. (1998)., Nov.
265. Magnusson P.S. Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter. Proceedings of the 29th Conference on Winter Simulation 1997, 1093-1100. Magnusson (1997)., Dec.
266. Magnusson P.S., Christensson M., Eskilson J., Forsgren D., Hllberg G., Högberg J., Larsson F., Moestedt A., Werner B. Simics: A Full System Simulation Platform. IEEE Computer 2002, vol. 35(no. 2):50-58. Magnusson et al. (2002)., Feb.
267. Mahlke S.A., Lin D.C., Chen W.Y., Hank R.E., Bringmann R.A. Effective Compiler Support for Predicated Execution Using the Hyperblock. Proceedings of the 25th Annual International Symposium on Microarchitecture 1992, 45-54. Mahlke et al. (1992)., Dec.
268. Mahlke S.A., Chen W.Y., Bringmann R.A., Hank R.E., Hwu W.W., Rau B.R., Schlansker M.S. Sentinel Scheduling: A Model for Compiler-Controlled Speculative Execution. ACM Transactions on Computer Systems 1993, vol. 11(no. 4):376-408. Mahlke et al. (1993)., Nov.
269. Mahlke S.A., Hank R.E., McCormick J.E., August D.I., Hwu W.W. A Comparison of Full and Partial Predicated Execution Support for ILP Processors. Proceedings of the 22nd Annual International Symposium on Computer Architecture 1995, 138-150. Mahlke et al. (1995)., May.
270. Makhoul J. Linear Prediction: A Tutorial Review. Proceedings of the IEEE 1975, vol. 63:561-580. Makhoul (1975)., April, April.
271. Mangione-Smith W.H., Memik G. Network Processor Technologies. tutorial presented at the 34th Annual International Symposium on Microarchitecture 2001, Mangione-Smith and Memik (2001)., Web site at http://www.cares.icsl.ucla.edu/pres.html, Dec.
272. Winning the SoC Revolution: Experiences in Real Design 2003, Kluwer Academic Publishers, Boston. G. Martin, H. Chang (Eds.).
273. Maurer P.M., Wang Z. Techniques for Unit-Delay Compiled Simulation. Proceedings of the 27th Conference on Design Automation 1991, 480-484. Maurer and Wang (1991)., Jan.
274. May C. Mimic: A Fast System/370 Simulator. Proceedings of the SIGPLAN 1987 Symposium on Interpreters and Interpretive Techniques 1987, 1-13. May (1987)., July.
275. McConnell S. Code Complete 2004, McConnell (2004)., Microsoft Press, Redmond, WA. 2d ed.
276. McFarling S. Program Optimization for Instruction Caches. Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems 1989, 183-191. McFarling (1989)., April.
277. Przybylski S. SDRAMs Ready to Enter PC Mainstream. Microprocessor Report 1996, vol. 10(no. 6):17-23. Microprocessor Report (1996)., May.
278. Mittal M., Peleg A., Weiser U. MMX Architecture Overview. Intel Technology Journal 1997, Mittal et al. (1997). 3rd Quarter.
279. Montanaro J., Witek R.T., Anne K., Black A.J., Cooper E.M., Dobberpuhl D.W., Donahue P.M., Eno J., Hoeppner W., Kruckemyer D., Lee T.H., Lin P.C.M., Madden L., Murray D., Pearce M.H., Santhanam S., Snyder K.J., Stephany R., Thierauf S.C. A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. IEEE Journal of Solid-State Circuits 1996, vol. 31(no. 11):1703-1714. Montanaro et al. (1996)., Nov.
280. Moon S.-M., Ebcio?lu K. An Efficient Resource-Constrained Global Scheduling Technique for Superscalar and VLIW Processors. Proceedings of the 25th Annual International Symposium on Microarchitecture 1992, 55-71. Moon and Ebcio?lu (1992)., Dec.
281. Moon S.-M., Ebcio?lu K. Parallelizing Nonnumerical Code with Selective Scheduling and Software Pipelining. ACM Transactions on Programming Languages and Systems 1997, 19(6):853-898. Moon and Ebcio?lu (1997)., Nov.
282. Morgan R. Building an Optimizing Compiler 1998, Morgan (1998)., Butterworth-Heinemann, Boston.
283. Motorola, Inc. C-Port Network Processors Reference Manual 2001, Motorola (2001)., Web site at. http://e-www.motorola.com.
284. Motwani R., Palem K.V., Sarkar V., Reyen S. Combining Register Allocation and Instruction Scheduling. Technical Report CS-TN-95-22, Department of Computer Science, Stanford University, Aug. 1995, Motwani et al. (1995).
285. Mowry T.C. Tolerating Latency Through Software-Controlled Data Prefetching. Ph. D. Thesis, Computer Systems Laboratory, Stanford University, March 1994, Mowry (1994).
286. Mowry T.C., Gupta A. Tolerating Latency Through Software-Controlled Prefetching in Shared-Memory Multiprocessors. Journal of Parallel and Distributed Computing 1991, vol. 12(no. 2):87-106. Mowry and Gupta (1991)., June.
287. Mowry T.C., Lam M.S., Gupta A. Design and Evaluation of a Compiler Algorithm for Prefetching. Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems 1992, 62-73. Mowry et al. (1992)., Sept.
288. Muchnick S.S. Advanced Compiler Design and Implementation 1997, Muchnick (1997)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA.
289. Müller W. Employing Finite Automata for Resource Scheduling. Proceedings of the 26th Annual International Symposium on Microarchitecture 1993, 12-20. Müller (1993)., Dec.
290. Müller W., Rosenstiel W., Ruf J. SystemC: Methodologies and Applications 2003, Müller et al. (2003)., Kluwer Academic Publishers, Boston.
291. Nelson V.P. Fault-Tolerant Computing: Fundamental Concepts. IEEE Computer 1990, vol. 23(no. 7):19-25. Nelson (1990)., July.
292. Nelson M, Gailly J.-L. The Data Compression Book 1995, Nelson and Gailly (1995)., M&T Books, New York. 2d ed.
293. Ng S.W. Advances in Disk Technology: Performance Issues. IEEE Computer 1998, vol. 31(no. 5):75-81. Ng (1998)., May.
294. Nicolau A., Fisher J.A. Using an Oracle to Measure Potential Parallelism in Single Instruction Stream Programs. Proceedings of the 14th Annual Workshop on Microprogramming 1981, 171-182. Nicolau and Fisher (1981)., Dec.
295. Nohl A., Braun G., Schliebusch O., Leupers R., Meyr H., Hoffmann A. A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation. Proceedings of the 39th Conference on Design Automation 2002, 22-27. Nohl et al. (2002)., June.
296. OCB Development Working Group Virtual Component Interface Standard 2000, OCB (2000)., Virtual Sockets Interface (VSI) Alliance, Nov.
297. Oppenheim A.V., Schafer R.W. Digital Signal Processing 1975, Oppenheim and Schafer (1975)., Prentice Hall, Englewood Cliffs, NJ.
298. Orfanidis S. Introduction to Signal Processing 1995, Orfanidis (1995)., Prentice Hall, Englewood Cliffs, NJ.
299. O'Shaughnessy D. Speech Communications: Human and Machine 1987, O'Shaughnessy (1987)., Addison-Wesley, Reading, MA.
300. özer E., Sathaye S.W., Menezes K.N., Banerjia S., Jennings M.D., Conte T.M. A Fast Interrupt Handling Scheme for VLIW Processors. Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques 1998, 136-141. özer et al. (1998a)., Oct.
301. özer E., Banerjia S., Conte T.M. Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures. Proceedings of the 31st Annual International Symposium on Microarchitecture 1998, 308-316. özer et al. (1998b)., Dec.
302. Palacharla S., Jouppi N.P., Smith J.E. Complexity-Effective Superscalar Processors. Proceedings of the 24th Annual International Symposium on Computer Architecture 1997, 206-218. Palacharla et al. (1997)., May.
303. Panda P.R., Dutt N.D., Nicolau A. Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration 1999, Panda et al. (1999)., Kluwer Academic Publishers, Boston.
304. Patel J.H., Davidson E.S. Improving the Throughput of a Pipeline by Insertion of Delays. Proceedings of the 3rd Annual International Symposium on Computer Architecture 1976, 159-164. Patel and Davidson (1976).
305. Patterson D.A. Reduced Instruction Set Computers. Communications of the ACM 1985, vol. 28(no. 1):8-21. Patterson (1985)., Jan.
306. Pees S., Hoffmann A., Zivojnovic V., Meyr H. LISA - Machine Descrption Language for Cycle-Accurate Models of Programming DSP Architectures. Proceedings of the 36th Conference on Design Automation 1999, 933-938. Pees et al. (1999)., June.
307. Pennebaker W.B., Mitchell J.L. JPEG Still Image Data Compression Standard 1992, Pennebaker and Mitchell (1992)., Van Nostrand Reinhold, New York.
308. Pering T., Broderson R. Dynamic Voltage Scaling and the Design of a Low-Power Microprocessor System. Proceedings of the 1998 Power-Driven Microarchitecture Workshop, pp. 74-79, held in conjunction with the 25th Annual International Symposium on Computer Arc June 1998, Pering and Broderson (1998).
309. Pettis K., Hansen R.C. Profile Guided Code Positioning. Proceedings of the SIGPLAN 1990 Conference on Programming Language Design and Implementation 1990, 16-27. Pettis and Hansen (1990)., June.
310. Pfister G.F. The Yorktown Simulation Engine: Introduction. Proceedings of the 19th Conference on Design Automation 1982, 51-54. Pfister (1982)., Jan.
311. Pillai P., Shin K.G. Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems. Proceedings of the 18th Symposium on Operating Systems Principles 2001, 89-102. Pillai and Shin (2001)., Oct.
312. Pinter S.S. Register Allocation with Instruction Scheduling: A New Approach. Proceedings of the SIGPLAN 1993 Conference on Programming Language Design and Implementation 1993, 248-257. Pinter (1993)., June.
313. Podlesny A., Kristovsky G., Malshin A. Multiport Register File Memory Cell Configuration for Read Operation 1997, Podlesny et al. (1997)., Aug. 12, Sun Microsystems, Inc., Aug. 12.
314. Poppeliers J.C., Chambers S.A. What Style is It?: A Guide to American Architecture 2003, Poppeliers and Chambers (2003)., Rev. ed., John Wiley, New York.
315. Proebsting T.A., Fraser C.W. Detecting Pipeline Structural Hazards Quickly. Proceedings of the 21 st SIGPLAN-SIGACT Symposium on Principles of Programming Languages 1994, 280-286. Proebsting and Fraser (1994)., Feb.
316. Przybylski S. Cache and Memory Hierarchy Design: A Performance-Directed Approach 1990, Przybylski (1990)., (an imprint of Elsevier), Morgan Kaufmann Publishers, San Francisco, CA.
317. Przybylski S. SDRAMs Ready to Enter PC Mainstream. Microprocessor Report 1996, vol. 10(no. 6):17-23. Przybylski (1996)., May.
318. Qin W., Malik S. Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation. Proceedings of the 2003 Conference on Design, Automation and Test in Europe 2003, 556-561. Qin and Malik (2003)., March.
319. Rabbah R.M., Palem K.V. Data Remapping for Design Space Optimizations of Embedded Memory Systems. ACM Transactions on Embedded Computing Systems 2003, vol. 2(no. 2):186-218. Rabbah and Palem (2003)., May.
320. Rabiner L.R., Schafer R.W. Digital Processing of Speech Signals 1978, Rabiner and Schafer (1978)., Prentice Hall, Englewood Cliffs, NJ.
321. Raghunathan A., Jha N.K., Dey S. High-Level Power Analysis and Optimization 1998, Raghunathan et al. (1998)., Kluwer Academic Publishers, Boston.
322. Rao K.R., Yip P. Discrete Cosine Transform: Algorithms, Advantages, Applications 1990, Rao and Yip (1990)., Academic Press, Boston.
323. Rashinkar P., Paterson P., Singh L. System-on-a-Chip Verification: Methodology and Techniques 2001, Rashinkar et al. (2001)., Kluwer Academic Publishers, Boston.
324. Rau B.R. Dynamically Scheduled VLIW Processors. Proceedings of the 26th Annual International Symposium on Microarchitecture 1993, 80-92. Rau (1993)., Dec.
325. Rau B.R. Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops. Proceedings of the 27th Annual International Symposium on Microarchitecture 1994, 63-74. Rau (1994)., Nov.
326. Rau B.R., Fisher J.A. Instruction-Level Parallel Processing: History, Overview, and Perspective. The Journal of Supercomputing 1993, vol. 7(no. 1-2):9-50. Rau and Fisher (1993)., May.
327. Rau B.R., Glaeser C.D. Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing. Proceedings of the 14th Annual Workshop on Microprogramming 1981, 183-198. Rau and Glaeser (1981)., Oct.
328. Rau B.R., Glaeser C.D., Picard R.L. Efficient Code Generation for Horizontal Architectures: Compiler Techniques and Architectural Support. Proceedings of the 9th Annual International Symposium on Computer Architecture 1982, 131-139. Rau et al. (1982).
329. Rau B.R., Yen D.W.L., Yen W., Towie R.A. The Cydra-5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs. IEEE Computer 1989, vol. 22(no. 1):12-26. Rau et al. (1989)., Jan.
330. Rau B.R., Yen D.W.L., Yen W., Towie R.A. The Cydra-5 Departmental Supercomputer: Design Philosophies, Decision, and Trade-Offs. IEEE Computer 1989, vol. 22(no. 1):28-30. Rau et al. (1989)., Jan.
331. Rau B.R., Yen D.W.L., Yen W., Towie R.A. The Cydra-5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs. IEEE Computer 1989, vol. 22(no. 1):32-35. Rau et al. (1989)., Jan.
332. Rau B.R., Lee M., Tirumalai P.P., Schlansker M.S. Register Allocation for Software Pipelined Loops. Proceedings of the SIGPLAN 1992 Conference on Programming Language Design and Implementation 1992, 283-299. Rau et al. (1992)., June.
333. Razdan R., Smith M.D. A High-Performance Microarchitecture with Hardware-Programmable Functional Units. Proceedings of the 27th Annual International Symposium on Microarchitecture 1994, 172-180. Razdan and Smith (1994)., Nov.
334. Reshadi M., Mishra P., Dutt N. Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation. Proceedings of the 40th Conference on Design Automation 2003, 758-763. Reshadi et al. (2003)., June.
335. Riseman E.M., Foster C.C. The Inhibition of Potential Parallelism by Conditional Jumps. IEEE Transactions on Computers 1972, vol. 21(no. 12):1405-1411. Riseman and Foster (1972)., Dec.
336. Rosenberg L.H. Verification and Validation Implementation at NASA. CrossTalk: The Journal of Defense Software Engineering 2001, vol. 14(no. 5):12-15. Rosenberg (2001)., May.
337. Rotenberg E., Bennett S., Smith J.E. Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching. Proceedings of the 29th Annual International Symposium on Microarchitecture 1996, 24-35. Rotenberg et al. (1996)., Dec.
338. Roy K., Johnson M.C. Software Design for Low Power. Low Power Design in Deep Submicron Electronics: Proceedings of the NATO Advanced Study Institute 1997, 433-460. Roy and Johnson (1997)., Aug.
339. Ruemmler C., Wilkes J. An Introduction to Disk Drive Modeling. IEEE Computer 1994, vol. 27(no. 3):17-28. Ruemmler and Wilkes (1994)., March.
340. Ryu K.K., Shin E., Mooney V. A Comparison of Five Different Multiprocessor SoC Bus Architectures. Proceedings of the 2001 Euromicro Symposium on Digital Systems Design 2001, 202-211. Ryu et al. (2001)., Sept.
341. Sanchez J., Gonzales A. Instruction Scheduling for Clustered VLIW Architectures. Proceedings of the 13th International Symposium on System Synthesis 2000, 41-46. Sanchez and Gonzales (2000)., Sept.
342. Santhanam V., Gornish E.H., Hsu W.-C. Data Prefetching on the HP PA-8000. Proceedings of the 24th Annual International Symposium on Computer Architecture 1997, 264-273. Santhanam et al. (1997)., May.
343. Sazeides Y., Smith J.E. The Predictability of Data Values. Proceedings of the 30th Annual International Symposium on Microarchitecture 1997, 248-258. Sazeides and Smith (1997)., Dec.
344. Schlansker M.S., Rau B.R. EPIC: An Architecture for Instruction-Level Parallel Processors. Technical Report HPL-1999-111, Hewlett-Packard Laboratories 2000, Schlansker and Rau (2000)., Feb.
345. Schlansker M.S., Kathail V., Anik S. Height Reduction of Control Recurrences for ILP Processors. Proceedings of the 27th Annual International Symposium on Microarchitecture 1994, 40-51. Schlansker et al. (1994)., Nov.
346. Schneck P.B. A Survey of Compiler Optimization Techniques. Proceedings of the 1973 ACM/CSC Annual Conference 1973, 106-113. Schneck (1973)., Aug.
347. Schorr H. Design Principles for a High-Performance System. Proceedings of the 1971 International Symposium on Computers and Automata 1971, 165-192. Schorr (1971)., April.
348. Schreiber R., Aditya S., Rau B.R., Kathail V., Mahlke S., Abraham S., Snider G. High-Level Synthesis of Nonprogrammable Hardware Accelerators. Proceedings of the 2000 IEEE International Conference on Application-Specific Systems, Architectures, and Processors 2000, 113-126. Schreiber et al. (2000)., July.
349. Schumpeter Joseph A. Capitalism, Socialism, and Democracy 1962, Schumpeter (1962)., Perennial, New York.
350. Schwartz J.T. Large Parallel Computers. Journal of the ACM 1966, vol. 13(no. 1):25-32. Schwartz (1966)., Jan.
351. Semeraro G., Magklis G., Balasubramonian R., Albonesi D.H., Dwarkadas S., Scott M.L. Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. Proceedings of the 8th International Symposium on High-Performance Computer Architecture 2002, 29-42. Semeraro et al. (2002)., Feb.
352. Motion Analysis and Image Sequence Processing 1993, Kluwer Academic Publishers, Boston. M.I. Sezan, R.L. Lagendijk (Eds.).
353. Shannon C.E. A Mathematical Theory of Communication. Bell System Technical Journal 1948, vol. 27:379-423. Shannon (1948)., July/Oct.
354. Shannon C.E. A Mathematical Theory of Communication. Bell System Technical Journal 1948, vol. 27:623-656. Shannon (1948)., July/Oct.
355. Shaw A.C. Real-Time Systems and Software 2001, Shaw (2001)., John Wiley & Sons, New York.
356. Siegel P.H., Wolf J.K. Modulation and Coding for Information Storage. IEEE Communications Magazine 1991, vol. 29(no. 12):68-86. Siegel and Wolf (1991)., Dec.
357. Silberschatz A., Galvin P.B., Gagne G. Operating System Concepts 2002, Silberschatz et al. (2002)., John Wiley & Sons, New York. 4th ed.
358. Simon D.E. An Embedded Software Primer 1999, Simon (1999)., Addison-Wesley, Reading, MA.
359. Siska C. A Processor Description Language Supporting Retargetable Multi-pipeline DSP Program Development Tools. Proceedings of the 11th International Symposium on System Synthesis 1998, 31-36. Siska (1998)., Dec.
360. Sites R.L., Agarwal A. Multiprocessor Cache Analysis Using ATUM. Proceedings of the 15th Annual International Symposium on Computer Architecture 1988, 186-195. Sites and Agarwal (1988)., May.
361. Smith A.J. Cache Memories. ACM Computing Surveys 1982, vol. 14(no. 3):473-530. Smith (1982)., Sept.
362. Smith B. The Architecture of HEP. Parallel MIMD Computation: The HEP Supercomputer and its Applications 1985, 41-55. Smith (1985)., MIT Press, Cambridge, MA. J.S. Kowalik (Ed.).
363. Smith M.D. Tracing with Pixie. Technical Report CSL-TR-91-497, Computer Systems Laboratory, Stanford University 1991, Smith (1991)., Nov.
364. Smith J.E., Pleszkun A.R. Implementing Precise Interrupts in Pipelined Processors. IEEE Transactions on Computers 1988, vol. 37(no. 5):562-573. Smith and Pleszkun (1988)., May.
365. Smith M.D., Johnson M., Horowitz M.A. Limits on Multiple Instruction Issue. Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems 1989, 290-302. Smith et al. (1989)., April.
366. Srivastava A., Eustace A. ATOM: A System for Building Customized Program Analysis Tools. Proceedings of the SIGPLAN 1994 Conference on Programming Language Design and Implementation 1994, 196-205. Srivastava and Eustace (1994)., June.
367. Stallings W. Operating Systems: Internals and Design Principles 2004, Stallings (2004)., Pearson/Prentice Hall, Upper Saddle River, NJ. 5th ed.
368. Steinke S., Schwarz R., Wehmeyer L., Marwedel P. Low Power Code Generation for a RISC Processor by Register Pipelining. Technical Report 754, University of Dortmund, Department of Computer Science XII 2001, Steinke et al. (2001).
369. Stone H.S. One-Pass Compilation of Arithmetic Expressions for a Parallel Processor. Communications of the ACM 1967, vol. 10(no. 4):220-223. Stone (1967)., April.
370. Storer J., Szymanski T. Data Compression via Textual Substitution. Journal of the ACM 1982, vol. 29(no. 4):928-951. Storer and Szymanski (1982)., Oct.
371. Stroustrup B. The C++ Programming Language 1997, Stroustrup (1997)., Addison-Wesley, Reading, MA. 3d ed.
372. Su C.-L., Tsui C.-Y., Despain A.M. Low Power Architecture Design and Compilation Techniques for High-Performance Processors. Proceedings of IEEE COMPCON 1994, 489-498. Su et al. (1994)., March.
373. Sudarsanam A., Liao S., Devadas S. Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures. Proceedings of the 34th Conference on Design Automation 1997, 287-292. Sudarsanam et al. (1997)., June.
374. Tanenbaum A.S. Modern Operating Systems 2001, Tanenbaum (2001)., Prentice Hall, Upper Saddle River, NJ. 2d ed.
375. Tanenbaum A.S., Woodhull A. Operating Systems: Design and Implementation 1997, Tanenbaum and Woodhull (1997)., Prentice Hall, Upper Saddle River, NJ. 2d ed.
376. Tekalp A.M. Digital Video Processing 1995, Tekalp (1995)., Prentice Hall, Upper Saddle River, NJ.
377. Terechko A., Pol E., van Eijndhoven J. PRMDL: A Machine Description Language for Clustered VLIW Architectures. Proceedings of the Conference on Design, Automation, and Test in Europe 2001, 821. Terechko et al. (2001)., March.
378. Terechko A., Le Thénaff E., Corporaal H. Cluster Assignment of Global Values for Clustered VLIW Processors. Proceedings of the 2003 International Conference on Compilers, Architectures and Synthesis for Embedded Systems 2003, 32-40. Terechko et al. (2003)., Oct.
379. Thoen F., Catthoor F. Modeling, Verification, and Exploration of Task-Level Concurrency in Real-Time Embedded Systems 2000, Thoen and Catthoor (2000)., Kluwer Academic Publishers, Boston.
380. Thomas D.E., Moorby P.R. The Verilog Hardware Description Language 1998, Thomas and Moorby (1998)., Kluwer Academic Publishers, Boston, MA. 4th ed.
381. Thorlin J.F. Code Generation for PIE (Parallel Instruction Execution) Computers. Proceedings of the 1967 AFIPS Conference 1967, 641-643. Thorlin (1967)., April.
382. Thornton J.E. Parallel Operation in Control Data 6600. Proceedings of the 1964 AFIPS Fall Joint Computer Conference 1964, 33-40. Thornton (1964)., no. 26, part 2.
383. Thornton J.E. Design of a Computer: The Control Data 6600 1970, Thornton (1970)., Scott Foresman and Co., Glenview, IL.
384. Tiwari V., Malik S., Wolfe A. Compilation Techniques for Low Energy: An Overview. Proceedings of the 1994 International Symposium on Low-Power Electronics and Design 1994, 38-39. Tiwari et al. (1994a)., Oct.
385. Tiwari V., Malik S., Wolfe A. Power Analysis of Embedded Software: A First Step Towards Software Power Minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1994, vol. 2(no. 4):437-445. Tiwari et al. (1994b)., Dec.
386. Toburen M.C., Conte T.M., Reilly M. Instruction Scheduling for Low-Power Dissipation in High Performance Microprocessors. Proceedings of the 1998 Power-Driven Microarchitecture Workshop, pp. 14-19, held in conjunction with the 25th Annual International Symposium on Computer Architecture June 1998, Toburen et al. (1998).
387. Todd L., McNelly A. The Transition to System-on-a-Chip. Technical Report, Cadence Design Systems Inc. 2001, Todd and McNelly (2001)., Feb.
388. Tokoro M., Tamura E., Takase K., Tamaru K. An Approach to Microprogram Optimization Considering Resource Occupancy and Instruction Formats. Proceedings of the 10th Annual Workshop on Microprogramming 1977, 92-108. Tokoro et al. (1977)., Oct.
389. Tomasulo R.M. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Research and Development 1967, vol. 11:25-33. Tomasulo (1967)., Jan.
390. Touzeau R.F. A Fortran Compiler for the FPS-164 Scientific Computer. Proceedings of the 1984 SIGPLAN Symposium on Compiler Construction 1984, 48-57. Touzeau (1984)., June.
391. Traub O., Holloway G., Smith M.D. Quality and Speed in Linear-Scan Register Allocation. Proceedings of the SIGPLAN 1998 Conference on Programming Language Design and Implementation 1998, 142-151. Traub et al. (1998)., May.
392. Tullsen D.M., Eggers S.J. Limitations of Cache Prefetching on a Bus-Based Multiprocessor. Proceedings of the 20th Annual International Symposium on Computer Architecture 1993, 278-288. Tullsen and Eggers (1993)., May.
393. Tullsen D.M., Eggers S.J., Levy H.M. Simultaneous Multithreading: Maximizing On-Chip Parallelism. Proceedings of the 22nd Annual International Symposium on Computer Architecture 1995, 392-403. Tullsen et al. (1995)., May.
394. Uhlig R.A., Mudge T.N. Trace-Driven Memory Simulation: A Survey. ACM Computing Surveys 1997, vol. 29(no. 2):128-170. Uhlig and Mudge (1997)., June.
395. Ulichney R. Digital Halftoning 1987, Ulichney (1987)., MIT Press, Cambridge, MA.
396. Vondran G.L., Desoli G. Radial and Pruned Radial Interpolation 2000, Vondran and Desoli (2000)., U.S. Patent Number 6,040,925. March.
397. Wallace G.K. The JPEG Still Picture Compression Standard. Communications of the ACM 1991, vol. 34(no. 4):30-44. Wallace (1991)., April.
398. Walls C., Williams S. Multicore Debug Sought in SoC Design. EE Times 2000, Walls and Williams (2000)., March.
399. Wang M., Fu X. GSM Enhanced Full Rate Speech Coder: Multichannel TMS320C62x Implementation. Texas Instruments Application Report, SPRA565B 2000, Wang and Fu (2000)., Feb.
400. Wang Z., Pierce K., McFarling S. BMAT: A Binary Matching Tool for Stale Profile Propagation. Journal of Instruction-Level Parallelism 2000, vol. 2. Wang et al. (2000)., May.
401. Wang Y., Ostermann J., Zhang Y.-Q. Video Processing and Communications 2002, Wang et al. (2002)., Prentice Hall, Upper Saddle River, NJ.
402. Warter N.J., Mahlke S.A., Hwu W.-M.W., Rau B.R. Reverse If-Conversion. Proceedings of the SIGPLAN 1993 Conference on Programming Language Design and Implementation 1993, 290-299. Warter et al. (1993)., June.
403. Waser S., Flynn M.J. Introduction to Arithmetic for Digital Systems Designers 1982, Waser and Flynn (1982)., Holt, Reinhart, and Winston, New York.
404. Watkinson J. The Art of Digital Video 2000, Watkinson (2000)., Focal Press, Burlington, MA. 3d ed.
405. Weiss S., Smith J.E. A Study of Scalar Compilation Techniques for Pipelined Supercomputers. Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems 1987, 105-109. Weiss and Smith (1987)., Oct.
406. Wess B., Gotschlich M. Optimal DSP Memory Layout Generation as a Quadratic Assignment Problem. Proceedings of the 1997 International Symposium on Circuits and Systems 1997, 1712-1715. Wess and Gotschlich (1997)., June.
407. Winegarden S. Bus Architecture of a System on a Chip with User Configurable System Logic. IEEE Journal of Solid-State Circuits 2000, vol. 35(no. 3):425-433. Winegarden (2000)., March.
408. Wittig R., Chow P. OneChip: An FPGA Processor with Reconfigurable Logic. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines 1996, 126-135. Wittig and Chow (1996)., April.
409. Wolfe A. Emerging Applications for the Connected Home, Micro-34 Keynote Speech 2001, Wolfe (2001), Austin, TX. Available at. http://www.microarch.org/micro34/talks/Wolfe-Keynote.PDF.
410. Wolfe M. High Performance Compilers for Parallel Computing 1995, Wolfe (1995)., Pearson Education (Addison-Wesley)., Redwood City, CA.
411. Wolf W. Computers as Components: Principles of Embedded Computing Systems Design 2001, Wolf (2001)., Morgan Kaufmann Publishers (an imprint of Elsevier), San Francisco, CA.
412. Wolf W. Modern VLSI Design: System-on-Chip Design 2002, Wolf (2002)., Prentice Hall, Upper Saddle River, NJ. 3d ed.
413. Wolfe A., Chanin A. Executing Compressed Programs on an Embedded RISC Architecture. Proceedings of the 25th Annual International Symposium on Microarchitecture 1992, 81-91. Wolfe and Chanin (1992)., Dec.
414. Wong W. JIT Speeds Simulation. Electronic Design 2002, Wong (2002)., Sept.
415. Wu Y., Larus J.R. Static Branch Frequency and Program Profile Analysis. Proceedings of the 27th Annual International Symposium on Microarchitecture 1994, 1-11. Wu and Larus (1994)., Nov.
416. Wyszecki G., Stiles W.S. Color Science: Concepts and Methods, Quantitative Data, and Formulae 2000, Wyszecki and Stiles (2000)., John Wiley & Sons, New York. 2d ed.
417. Yeh T.-Y., Patt Y.N. Two-level Adaptive Training Branch Prediction. Proceedings of the 24th Annual International Symposium on Microarchitecture 1991, 51-61. Yeh and Patt (1991)., Sept.
418. Yi L., Tomizuka M. Two-Degree-of-Freedom Control with Robust Feedback Control for Hard Disk Servo Systems. IEEE/ASME Transactions on Mechatronics 1999, vol. 4(no. 1):17-24. Yi and Tomizuka (1999)., March.
419. Young C. Path-based Compilation. Ph.D. Thesis, Harvard University 1997, Young (1997)., Oct.
420. Young C., Smith M.D. Improving the Accuracy of Static Branch Prediction Using Branch Correlation. Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems 1994, 232-241. Young and Smith (1994)., Nov.
421. Young C., Smith M.D. Static Correlated Branch Prediction. Transactions on Programming Languages and Systems 1999, vol. 21(no. 5):1028-1075. Young and Smith (1999)., Sept.
422. Young C., Gloy N., Smith M.D. A Comparative Analysis of Schemes for Correlated Branch Prediction. Proceedings of the 22nd Annual International Symposium on Computer Architecture 1995, 276-286. Young et al. (1995)., May.
423. Zalamea J., Llosa J., Ayguadé E., Valero M. Modulo Scheduling with Integrated Register Spilling for Clustered VLIW Architectures. Proceedings of the 34th Annual International Symposium on Microarchitecture 2001, 160-169. Zalamea et al. (2001)., Dec.
424. Zeng H., Fan X., Ellis C., Lebeck A., Vahdat A. Ecosystem: Managing Energy as a First Class Operating System Resource. Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems 2002, 123-132. Zeng et al. (2002)., Oct.
425. Zhang X., Wang Z., Gloy N., Chen J., Smith M. System Support for Automatic Profiling and Optimization, ACM SIGOPS Operating Systems Review. Proceedings of the Sixteenth ACM Symposium on Operating Systems Principles 1997, Zhang et al. (1997)., Issue 5, October.
426. Zhou H., Conte T.M. Code Size Efficiency in Global Scheduling for ILP Processors. Proceedings of the 6th Annual Workshop on the Interaction between Compilers and Computer Architectures, in conjunction with the 8th International Symposium on 2002, 79-90. Zhou and Conte (2002)., Feb.
427. Zhou H., Jennings M.D., Conte T.M. Tree Traversal Scheduling: A Global Scheduling Technique for VLIW/EPIC Processors. Proceedings of the 14th Annual Workshop on Languages and Compilers for Parallel Computing 2001, 223-238. Zhou et al. (2001)., Aug.
428. Ziv J., Lempel A. A Universal Algorithm for Sequential Data Compression. IEEE Transactions on Information Theory 1977, vol. 23(no. 3):337-343. Ziv and Lempel (1977)., May.
429. Ziv J., Lempel A. Compression of Individual Sequences via Variable-Rate Coding. IEEE Transactions on Information Theory 1978, vol. 24(no. 5):530-536. Ziv and Lempel (1978)., Sept.
430. Zivojnovic V., Tjiang S., Meyr H. Compiled Simulation of Programmable DSP Architectures. Proceedings of the 1995 IEEE Workshop on VLSI Signal Processing 1995, 187-196. Zivojnovic et al. (1995)., Sept.
431. Zyuban V., Kogge P. The Energy Complexity of Register Files. Proceedings of the 1998 International Symposium on Low-Power Electronics and Design 1998, 305-310. Zyuban and Kogge (1998)., Aug.