|
Volumn , Issue , 2000, Pages 291-300
|
Instruction scheduling for clustered VLIW DSPs
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
PARALLEL PROCESSING SYSTEMS;
PIPELINE PROCESSING SYSTEMS;
PROGRAM COMPILERS;
RESOURCE ALLOCATION;
VERY LONG INSTRUCTION WORD ARCHITECTURE;
INSTRUCTION SCHEDULING;
PARTITIONING;
DIGITAL SIGNAL PROCESSING;
|
EID: 0034497287
PISSN: 1089795X
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (66)
|
References (24)
|