Parallelizing Nonnumerical Code with Selective Scheduling and Software Pipelining

ACM Transactions on Programming Languages and Systems

Volumn 19, Issue 6, 1997, Pages 853-898

  Moon, Soo Mook ^a   Ebcioǧlu, Kemal ^b  

^a Seoul National University   (South Korea)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Algorithms; Experimentation; Global instruction scheduling; Instruction level parallelism; Languages; Software pipelining; Speculative code motion; Superscalar; VLIW

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER OPERATING PROCEDURES; COMPUTER PROGRAMMING LANGUAGES; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS; PROGRAM PROCESSORS;

INSTRUCTION LEVEL PARALLELISM; NONNUMERICAL CODE; SELECTIVE SCHEDULING; SOFTWARE PIPELINING; SPECULATIVE CODE MOTION; SUPERSCALAR;

PARALLEL PROCESSING SYSTEMS;

EID: 0031274169     PISSN: 01640925     EISSN: None     Source Type: Journal    
DOI: 10.1145/267959.269966     Document Type: Article

References (43)

1. AHO, A., SETHI, R., AND ULLMAN, J. 1986. Compilers: Principles, Techniques and Tools. Addison-Wesley, Reading, Mass.
2. AIKEN, A. AND NICOLAU, A. 1988. A development environment for horizontal microcode. IEEE Trans. Softw. Eng. 14, 5 (May), 584-594.
3. ATKINS, M. 1991. Intel i860 processor. IEEE Micro 11, 24-28.
4. BERNSTEIN, D. AND RODEH, M. 1991. Global instruction scheduling for superscalar machines. In Proceedings of the SIGPLAN 1991 Conference on Programming Language Design and Implementation. ACM Press, New York, 241-255.
5. COLWELL, R., NIX, R., O'DONNEL, J., PAPWORTH, D., AND RODMAN, P. 1988. A VLIW architecture for a trace scheduling compiler. IEEE Trans. Comput. 37, 8 (Aug.), 967-979.
6. CYTRON, R., FERRANTE, J., ROSEN, B., WEGMAN, M., AND ZADECK, F. 1991. Efficiently computing static single assignment form and the control dependence graph. ACM Trans. Program. Lang. Syst. 13, 4 (Jan.), 451-490.
7. DEHNERT, J. AND TOWLE, R. 1993. Compiling for cydra 5. J. Supercomput. 7, 1/2, 181-228.
8. EBCIOǦLU, K. 1988. Some design ideas for a VLIW architecture for sequential natured software. In Parallel Processing (Proceedings of IFIP WG 10.3 Working Conference on Parallel Processing). North Holland, Amsterdam, 3-21.
9. EBCIOǦLU, K. AND GROVES, R. 1990. Some global compilation optimizations and architectural features for improving performance of superscalars. Res. Rep. RC-16145, IBM T. J. Watson Research Center, Yorktown Heights, N.Y.
10. EBCIOǦLU, K., GROVES, R., KIM, K.-C., SILBERMAN, G., AND ZIV, I. 1994. VLIW compilation techniques in a superscalar environment. In Proceedings of the SIGPLAN 1994 conference on Programming Language Design and Implementation. ACM Press, New York, 36-48.
11. EBCIOǦLU, K. AND NAKATANI, T. 1989. A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture. In Languages and Compilers for Parallel Computing. MIT Press, Cambridge, Mass., 213-229.
12. EBCIOǦLU, K. AND NICOLAU, A. 1989. Percolation scheduling with resource constraints. Tech. Rep. 89-31, Univ. of California, Irvine, Calif.
13. ELLIS, J. 1985. Bulldog: A compiler for VLIW architecture. Ph.D. thesis, Yale Univ., New Haven, Conn.
14. FERRANTE, J., OTTENSTEIN, K., AND WARREN, J. 1987. The program dependency graph and its use in optimization. ACM Trans. Program. Lang. Syst. 9, 3, 319-349.
15. FISHER, J. AND FREUDENBERGER, S. 1992. Predicting conditional branch directions from previous runs of a program. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM Press, New York, 85-95.
16. FREUDENBERGER, S. M., GROSS, T. R., AND LOWNEY, P. 1994. Avoidance and suppression of compension code in a trace scheduling compiler. ACM Trans. Program. Lang. Syst. 16, 4, 1156-1214.
17. GLOY, N., SMITH, M., AND YOUNG, C. 1995. Performance issues in correlated branch schemes. In Proceedings of the 28th Annual International Symposium on Microarchitecture. IEEE Computer Society Press, Los Alamitos, Calif., 3-14.
18. GUPTA, R. AND SOFFA, M. 1990. Region scheduling: An approach for detecting and redistributing parallelism. IEEE Trans. Softw. Eng. 16, 4 (Apr.), 421-431.
19. HWU, W.-M., MAHLKE, S., CHEN, W., CHANG, P., WARTER, N., BRINGMANN, R., OUELLETE, R., HANK, R., KIYOHARA, T., HAAB, G., HOLM, J., AND LAVERY, D. 1993. The superblock: An effective technique for VLIW and superscalar compilation. J. Supercompt. 7, 1/2, 229-248.
20. IBM. 1990. A special issue on IBM RISC System/600. IBM J. Res. Devel. 34, 1 (Jan.).
21. JAIN, S. 1991. Circular scheduling: A new technique to perform software pipelining. In Proceedings of the SIGPLAN 1991 Conference on Programming Language Design and Implementation. ACM Press, New York, 219-228.
22. JOUPPI, N. AND WALL, D. 1989. Available instruction-level parallelism for superscalar and superpipelined machines. In Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems. ACM Press, New York, 272-282.
23. LAM, M. 1988. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of the SIGPLAN 1988 Conference on Programming Language Design and Implementation. ACM Press, New York, 318-328.
24. MOON, S.-M. 1993. Compile-time parallelization of non-numerical code; VLIW and superscalar. Ph.D. thesis, Univ. of Maryland, College Park, Md.
25. MOON, S.-M. 1997. Increasing cache bandwidth using multiport caches for exploiting ILP in non-numerical codes. IEEE Proceedings - Computers and Digital Techniques 144, 5 (Sept.), 295-303.
26. MOON, S.-M. AND CARSON, S. 1995. Generalized multiway branch unit for VLIW microprocessors. IEEE Trans. Parall. Distrib. Syst. 6, 8 (Aug.), 850-862.
27. MOON, S.-M. AND EBCIOǦLU, K. 1993. A study on the number of memory ports in multiple instruction issue machines. In Proceedings of the 26th Annual International Symposium on Microarchitecture. IEEE, New York, 49-58.
28. MOON, S.-M. AND EBCIOǦLU, K. 1997. Performance analysis of tree VLIW architecture for exploiting branch ILP in non-numerical code. In Proceedings of the 1997 International Conference on Supercomputing. ACM, New York, 301-308.
29. MOON, S.-M., KIM, S., PARK, J., AND EBCIOǦLU, K. 1997. Unrolling-based copy coalescing. Tech. Rep. SNU-EE-TR-1997-7, Seoul National Univ., Seoul, Korea.
30. NAKATANI, T. AND AND EBCIOǦLU, K. 1989. Combining as a compilation technique for a VLIW architecture. In Proceedings of the 22nd Annual Workshop on Microprogramming. IEEE, New York, 43-55.
31. NAKATANI, T. AND AND EBCIOǦLU, K. 1993. Making compaction based parallelization affordable. IEEE Trans. Parall. Distrib. Syst. 4, 9 (Sept.), 1014-1529.
32. PADUA, D. AND WOLFE, M. 1986. Advanced compiler optimizations for supercomputers. Commun. ACM 29, 12 (Dec.), 1184-1201.
33. PARK, S., SHIM, S., AND MOON, S.-M. 1997. Evaluation of scheduling techniques on a SPARC-based VLIW testbed. In Proceedings of the 30th Annual International Symposium on Microarchitecture. IEEE, New York.
34. PATTERSON, D. 1985. Reduced instruction set computers. Commun. ACM 28, 1 (Jan.), 8-21.
35. RAU, B. 1989. The Cydra 5 departmental supercomputer: Design philosophies, decisions, and trade-offs. IEEE Comput. 22, 1 (Jan.), 12-34.
36. RAU, B. AND FISHER, J. 1993. Instruction-level parallel processing: History, overview, and perspective. J. Supercomput. 7, 1/2, 9-50.
37. RAU, B. AND GLAESER, C. 1981. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proceedings of the 14th Annual Workshop on Microprogramming. IEEE, New York, 183-198.
38. SCHWARTZ, J. AND SHARIR, M. 1979. A design for optimizations of the bit vectoring class. Tech. Rep. 17, Courant Inst, of Computer Science, New York Univ., New York.
39. SILBERMAN, G. AND EBCIOǦLU, K. 1993. An architectural framework for supporting heterogeneous instruction set architectures. IEEE Comput. 26, 6 (June), 39-56.
40. SITES, R. 1993. Alpha AXP architecture. Commun. ACM 36, 2 (Feb.), 33-44.
41. SMITH, M., HOROWITZ, M., AND LAM, M. 1992. Efficient superscalar performance through boosting. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems. ACM Press, New York, 248-259.
42. SMITH, M., JOHNSON, M., AND HOROWITZ, M. 1989. Limits on multiple instruction issue. In Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems. ACM Press, New York, 290-302.
43. WARREN, H., AUSLANDER, M., CHAITIN, G., CHIBIB, A., HOPKINS, M., AND MACKAY, A. Jun 1986. Final code generation in the PL.8 compiler. Res. Rep. RC 11974, IBM T.J. Watson Research Center, Yorktown Heights, N.Y.