Cluster assignment of global values for clustered VLIW processors

CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2003, Pages 32-40

  Terechko, Andrei ^a   Le Thénaff, Erwan ^a   Corporaal, Henk ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Cluster assignment; Compiler; ILP; Instruction scheduler; Register allocation; VLIW

Indexed keywords

ALGORITHMS; C (PROGRAMMING LANGUAGE); FEEDBACK; GRAPH THEORY; HEURISTIC METHODS; OPTIMIZATION; PROGRAM COMPILERS; RANDOM PROCESSES; SCHEDULING;

CLUSTER ASSIGNMENT; INSTRUCTION LEVEL PARALLELISM (ILP); INSTRUCTION SCHEDULERS; REGISTER ALLOCATION; VLIW;

PROGRAM PROCESSORS;

EID: 18844430522     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/951713.951717     Document Type: Conference Paper

References (32)

1. S. Rixner, W.J. Dally, et al. "Register organization for media processing", In Proceedings of 26th International Symposium on High-Performance Computer Architecture, Orlando, January 1999.
2. R. Ho, K. Mai, and M. Horowitz, "The Future of Wires", In Proceedings of the IEEE, pp. 490-504, April 2001.
3. Texas Instrument TMS320C64xx DSP Generation. http://www.ti.com.
4. M. Levy, "ManArray devours DSP code", Microprocessor report, October 2001.
5. P. Faraboschi, G. Desoli, et al. "Lx: A technology platform for customizable VLIW embedded processing", In Proceedings of 27th Annual International Symposium on Computer Architecture, pp. 203-213, Vancouver Canada, June 2000.
6. P. Faraboschi, G. Desoli, J.A. Fisher, "Clustered instruction-level parallel processors", HPL-98-204, HP Laboratory, Cambridge, December 1998.
7. S. Sudharsanan, P. Sriram, et al., "Image And Video Processing Using MAJC 5200", In Proceedings of International Conference on Image Processing, Canada, September 2000.
8. Sun MAJC architecture tutorial, http://www.sun.com/.
9. S. Sudharsanan, "MAJC-5200: a high performance microprocessor for multimedia computing", White paper, http://www.sun.com.
10. J. Janssen, H. Corporaal, "Partitioned Register Files for TTAs", In Proceedings of 28th Annual International Symposium on Microarchitectures, Michigan, November 1995.
11. J. Janssen, "Compiler Strategies for Transport Triggered Architecture", PhD thesis, TU Deflt, The Netherlands, 2001.
12. S. Roos, H. Corporaal, et al., "Clustering on the Move", In Proceedings of 4th International Conference on Massively Parallel Computing Systems, Ischia Italy, April 2002.
13. J. Hoogerbrugge, L. Augusteijn, "Instruction scheduling for TriMedia", The Journal of Instruction-Level Parallelism, February 1999.
14. S. Rathnam, G. Slavenburg, "An architectural overview of the programmable multimedia processor, TM-1", In Proceedings of 41st IEEE International Computer Conference, pp. 319-326, Santa Clara CA, 1996.
15. A.K. Riemens, et al., "TriMedia CPU64 Application Domain and Benchmark Suite", In Proceedings of International Conference on Computer Design, pp. 580-585, Austin Texas, October 1999.
16. A.S. Terechko, E. Le Thénaff, J.T.J. van Eijndhoven, H. Corporaal, "Inter-cluster communication models for clustered VLIWprocessors", In Proceedings of Symposium High Performance Computer Architectures, Anaheim, CA, February 8-12, 2003.
17. E. Ozer, S. Banerjia ad T. Conte, "Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures", In Proceedings of 31st Annual International Symposium on Microarchitectures, pp. 308-315, November 1998.
18. V. S. Lapinskii, M.F. Jacome, and G.A. de Veciana, "High-Quality Operation Binding for Clustered VLIW Datapaths", In Proceedings of Design and Automation Conference, Las Vegas USA, June 2001.
19. P. Mattson, W.J. Dally, et al. "Communication Scheduling", In Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems, 2000.
20. K. Kalias, M. Franklin, K. Ebcioglu, "A Register File Architecture and Compilation Scheme for Clustered ILP Processors", In Proceedings of International Conference Euro-Par, Paderborn Germany, August 2002.
21. K. Kailas, K. Ebcioglu, et al., "CARS: A New Code Generation Framework for Clustered ILP processors", In Proceedings of 7th International Symposium on High Performance Computer Architecture, pp. 133-134, January 2001.
22. J.H. Moreno, M. Moudgill, K. Ebcioglu, et al., "Simulation/ evaluation environment for a VLIW processor architecture", IBM Journal of Research & Development, issue 41(3), pp. 287-302, 1997.
23. M. Moudgill, "Implementing an Experimental VLIW compiler", IEEE Technical Committee on Computer Architecture Newsletter, pp. 39-40, June 1997.
24. P. Y. T. Hsu, E. S. Davidson, "Highly Concurrent Scalar Processing", In Proceedings of 13th Annual International Symposium on Computer Architecture, pp. 386-395, June 1986.
25. W.A. Havanki, S. Banerjia, T. M. Conte, "Treegion scheduling for wide-issue processors", In Proceedings of 4th International Symposium on High Performance Computer Architecture, February 1998.
26. W.W. Hwu, S.A. Mahlke, et al., "The Superblock: an Effective Technique for VLIW and Superscaler Compilation", The Journal of Supercomputing, vol. 7, pp. 229-249, May 1993.
27. J.A. Fisher, "Trace Scheduling: a Technique for Global Microcode Compaction", IEEE Transactions on Computers, vol. C-30, pp. 478-490, July 1981.
28. J. Hiser, S. Carr, P. Sweany, "Global register partitioning", In Proceedings of International Conference on Parallel Architectures and Compilation Techniques, Philadelphia, PA, October 2000.
29. D.J. Kolson, A. Nicolau, N. Dutt, K. Kennedy, "A method for register allocation to loops in multiple register file architectures", In Proceedings of 10th IEEE International Parallel Processing Symposium, April 1996.
30. W. Lee, R. Barua, M. Frank, D. Srikrishma, "Space-time scheduling of instruction-level parallelism on a Raw machiné", In Proceedings of 8th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October 1998.
31. J. Zalamea, J. Llosa, et al., "Modulo Scheduling with Integrated Register Spilling for Clustered VLIW Architectures", In Proceedings of 34th Annual International Symposium on Microarchitecture, Austin, Texas, December 2001.
32. J. Sánchez, A. González, "Clustered Modulo Scheduling in a VLIW Architecture with Distributed Cache", Journal on Instruction Level Parallelism (JILP), Volume 3, October 2001.