Cluster assignment for high-performance embedded VLIW processors

ACM Transactions on Design Automation of Electronic Systems

Volumn 7, Issue 3, 2002, Pages 430-454

  Lapinskii, Viktor S ^a   Jacome, Margarida F ^a   De Veciana, Gustavo A ^a  

^a The University of Texas at Austin   (United States)

Author keywords

Clustered VLIW datapaths; Embedded processors; Embedded systems; Operation binding; Partitioning

Indexed keywords

ALGORITHMS; DATA TRANSFER; EMBEDDED SYSTEMS; OPTIMIZATION; VERY LONG INSTRUCTION WORD ARCHITECTURE;

CLUSTER ASSIGNMENT; SERIALIZATION;

PROGRAM PROCESSORS;

EID: 0036660095     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/567270.567274     Document Type: Article

References (33)

1. Akturan, C. and Jacome, M.F. 2001. CALiBeR: A software pipelining algorithm for clustered VLIW processors. In Proceedings of IEEE/ACM International Conference on Computer-Aided Design. 112-118.
2. Akturan, C. And Jacome, M.F. 2002. An effective software pipelining algorithm for clustered embedded VLIW processors. J. Des. Autom. Embed. Sys., Special Issue on Design Methodologies and Tools for Real-Time Embedded Systems (to appear).
3. Analog Devices. 2001. ADSP-TS001M TigerSHARC DSP product description. Available online at http://www.analog.com/products/descriptions/ADSP-TS001.html.
4. Basoglu, C., Zhao, K., Kojima, K., and Kawaguchi, A. 2000. The MAP-CA VLIW-based media processor. Equator Technologies Inc. and Hitachi Ltd. Available online at http://equator.com.
5. Capitanio, A., Dutt, N., and Nicolau, A. 1992. Partitioned register files for VLIWs: A preliminary analysis of tradeoffs. In Proceedings of the 25th Annual International Symposium on Microarchitecture (Portland, OR.), 292-300.
6. Colwell, R., Hall, W., Joshi, C., Papworth, D., Rodman, P., and Tornes, J. 1990. Architecture and implementation of a VLIW supercomputer. In Proceedings of Supercomputing '90. (Branford, CT), 910-919.
7. De Micheli, G. 1994. Synthesis and Optimization of Digital Circuits. Mc Graw-Hill, New York.
8. Desoli, G. 1998. Instruction assignment for clustered VLIW DSP compilers: A new approach. Tech. Rep. HPL-98-13, Hewlett-Packard Co., February.
9. Dixit, K. 2001. Performance SPECulations-Benchmarks, friend or foe. In Procedings of the Seventh International Symposium on High Performance Computer Architecture (Monterrey, Mexico).
10. Ebcioglu, K., Fritts, J., Kosonocky, S., Gschwind, M., Altman, E., Kamas, K., and Bright, T. 1998. An eight-issue tree-VLIW processor for dynamic binary translation. In Proceedings of the International Conference on Computer Design (ICCD'98) (IBM Thomas J. Watson Res. Center, Yorktown Heights, N.Y.), Piscataway, N.J., IEEE Press, 488-495.
11. Ellis, J.R. 1986. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, Mass.
12. Faraboschi, P., Brown, G., Fisher, J.A., and Desoli, G. 2000. Lx: A technology platform for customizable VLIW embedded processing. In Proceedings of the 27th Annual International Symposium on Computer Architecture (Vancouver, B.C.).
13. Faraboschi, P., Desoli, G., and Fisher, J.A. 1998. Clustered instruction-level parallel processors. Tech. Rep. HPL-98-204, Hewlett-Packard Co., December.
14. Fernandes, M.M., Llosa, J., and Topham, N. 1999. Distributed modulo scheduling. In Proceedings of the Fifth International Symposium on High-Performance Computer Architecture (Dept. of Comput. Sci., Edinburgh Univ., UK), 130-134.
15. Fritts, J., Wu, Z., and Wolf, W. 1999. Parallel media processors for the billion-transistor era. In Proceedings of the International Conference on Parallel Processing (Aizu, Japan).
16. Geurts, W., Catthor, F., Vernalde, S., and Deman, H. 1997. Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications. Kluwer Academic, Hingham, Mass.
17. Hanno, S. and Devadas, S. 1998. Instruction selection, resource allocation and scheduling in the AVIV retargetable code generator. In Proceedings of the 35th ACM/IEEE Design Automation Conference, 510-515.
18. Ifeachor, E. and Jervis, B. 1993. Digital Signal Processing: A Practical Approach. Addison-Wesley, New York.
19. Jacome, M.F. and De Veciana, G. 2000. Design challenges for new application specific processors. IEEE Des. Test Comput. 17, 2 (April-June), 40-50.
20. Kailas, K., Ebcioglu, K., and Agrawala, A. 2001. CARS: A new code generation framework for clustered ILP processors. In Proceedings of the Seventh International Symposium on High Performance Computer Architecture (Monterrey, Mexico).
21. Lapinskii, V., Jacome, M.F., and De Veciana, G. 2002. Application-specific clustered VLIW datapaths: Early exploration on a parameterized design space. IEEE Trans. Comput. Aid. Des. Integ. Circ. Syst. (accepted for publication).
22. Lee, C., Potkonjak, M., and Mangione-Smith, W.H. 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th Annual International Symposium on Microarchitecture, 330-335.
23. Leupers, R. 2000. Instruction scheduling for clustered VLIW DSPs. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques (Philadelphia).
24. Mattson, P., Dally, W.J., Rixner, S.W., Kapasi, U.J., and Owens, J.D. 2000. Communication scheduling. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, 82-92.
25. Nystrom, E. and Eichenberger, A.E. 1998. Effective cluster assignment for modulo scheduling. In Proceedings of the 31st Annual International Symposium on Microarchitecture (Dallas), 3-13.
26. Özer, E., Banerjia, S., and Conte, T. 1998. Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures. In Proceedings of the 31th Annual International Symposium on Microarchitecture.
27. Paulin, P.G. and Knight, J.P. 1987. Force-directed scheduling in automatic data path synthesis. In Proceedings of the 24th ACM/IEEE Design Automation Conference. IEEE Computer Society Press, Miami Beach, 195-202.
28. Peixoto, H.P. 1999. Reuse and estimation techniques for embedded systems-on-a-chip. PhD Thesis, The University of Texas at Austin.
29. Rau, B.R., Kathail, V., and Aditya S. 1998. Machine-description driven compilers for EPIC processors. Tech. Rep. HPL-98-40, Hewlett-Packard Co., September.
30. Rixner, S., Dally, W.J., Khailany, B., Mattson, P., Kapasi, U.J., and Owens, J.D. 1999. Register organization for media processing. In Proceedings of the 26th International Symposium on High-Performance Computer Architecture.
31. Sánchez, J. and González, A. 2000. Instruction scheduling for clustered VLIW architectures. In Proceedings of the thirteenth International Symposium on System Systhesis (ISSS-13). (Madrid).
32. Texas Instruments. 2000. TMS320C6000 CPU and instruction set reference guide. Literature Number: SPRU226.
33. White, S.W. and Dhawan, S. 1994. POWER2: Next generation of the RISC System/6000 family. IBM J. Res. Dev. 38, 5 (Sept), 493-502.