Bus architecture of a system on a chip with user-configurable system logic

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 3, 2000, Pages 425-433

  Winegarden, Steven ^a  

^a Triscend Corp   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; LOGIC CIRCUITS; PIPELINE PROCESSING SYSTEMS; TABLE LOOKUP;

USER-CONFIGURABLE SYSTEM LOGIC;

MICROPROCESSOR CHIPS;

EID: 0033890555     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.826825     Document Type: Article

References (8)

1. D. Wingard and A. Kurosawa, "Integration architecture for system-on-a-chip design," in Proc. IEEE 1998 Custom Integrared Circuits Conf., May 1998, pp. 85-88.
2. B. Cordan, "An efficient bus architecture for system-on chip design," in Proc. IEEE 1999 Custom Integrated Circuits Conf., May 1999, pp. 623-626.
3. A. M. Rincon, W. R. Lee, and M. Slattery, "The changing landscape of system-on-a-chip design," in Proc. IEEE 1999 Custom Integrated Circuits Conf., May, 1999, pp. 83-90.
4. IBM blue logic on-chip bus overview (1999, May). [Online]. Available: http://www.chips.ibm.com/products/asics/products/cores/bus_over.html
5. R. Cliff, S. Reddy, and C. McClintock et al., "A next generation architecture optimized for high density system level integration," in Proc. IEEE 1999 Custom Integrated Circuits Conf., May 1999, pp. 175-178.
6. W. B. Andrew, G. Carl, and R. K. Charath et al., "A field programmable system chip which combines FPGA and ASIC circuitry," in Proc. IEEE 1999 Custom Integrated Circuits Conf., May 1999, pp. 183-186.
7. The field programmable system-on-chip (1998, June). [Online]. Available: http://www.sidsa.com/fipsoc.htm
8. C. Rupp and T. Garverick. (1997, July) Dynamically reconfigurable computing systems FY97 DARPA project summary. [Online]. Available: http://www.national.com/appinfo/milaero/napa1000/darpa.htm