A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems

IEEE Transactions on Parallel and Distributed Systems

Volumn 27, Issue 5, 2016, Pages 1537-1550

  Mittal, Sparsh ^a   Vetter, Jeffrey S ^a,b  

^a OAK RIDGE NATIONAL LABORATORY   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

classification; flash memory; non volatile memory (NVM) (NVRAM); phase change RAM (PCM) (PCRAM); resistive RAM (ReRAM) (RRAM); Review; solid state drive (SSD); spin transfer torque RAM (STT RAM) (STT MRAM); storage class memory (SCM)

Indexed keywords

CLASSIFICATION (OF INFORMATION); DATA STORAGE EQUIPMENT; DIGITAL STORAGE; DYNAMIC RANDOM ACCESS STORAGE; FLASH MEMORY; HARD DISK STORAGE; MRAM DEVICES; NONVOLATILE STORAGE; PHASE CHANGE MEMORY; REVIEWS; RRAM; SOFTWARE ENGINEERING; SURVEYS;

NON-VOLATILE MEMORY; PHASE CHANGE RAMS; RESISTIVE RAMS (RERAM); SOLID STATE DRIVES (SSD); STORAGE-CLASS MEMORY; STT RAMS;

RANDOM ACCESS STORAGE;

EID: 84963787521     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2015.2442980     Document Type: Article

References (139)

1. (2015). [Online]. Available: www.youtube.com/yt/press/statistics. html
2. (2013). [Online]. Available: http://goo.gl/qwyFHe
3. X. Dong, N. Muralimanohar, N. Jouppi, R. Kaufmann, and Y. Xie, "Leveraging 3D PCRAM technologies to reduce checkpoint overhead for future exascale systems," in Proc. High Perform. Comput. Netw., Storage Anal., 2009, pp. 57:1-57:12.
4. B. Giridhar, M. Cieslak, D. Duggal, R. Dreslinski, H. M. Chen, R. Patti, B. Hold, C. Chakrabarti, T. Mudge, and D. Blaauw, "Exploring DRAM organizations for energy-efficient and resilient exascale memories," in Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal., 2013, pp. 23:1-23:12.
5. S. Mittal and J. Vetter, "A survey of methods for analyzing and improving GPU energy efficiency," ACM Comput. Surveys, vol. 47, no. 2, pp. 19:1-19:23, 2015.
6. J. S. Vetter and S. Mittal, "Opportunities for nonvolatile memory systems in extreme-scale high performance computing," Comput. Sci. Eng., vol. 17, no. 2, pp. 73-82, Mar.-Apr. 2015.
7. S. Mittal, J. S. Vetter, and D. Li, "A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches," IEEE Trans. Parallel Distrib. Syst., vol. 26, no. 6, pp. 1524-1537, Jun. 2014.
8. F. Chen, D. A. Koufaty, and X. Zhang, "Hystor: Making the best use of solid state drives in high performance storage systems," in Proc. Int. Conf. Supercomput., 2011, pp. 22-32.
9. (2012). Flash drives replace disks at Amazon, Facebook, Dropbox. [Online]. Available: www.wired.com/2012/06/flashdata-centers/
10. (2011). Meet Gordon, the world's first flash supercomputer. [Online]. Available: www.wired.com/2011/12/gordon-supercomputer/
11. F. Schürmann, F. Delalondre, P. S. Kumbhar, J. Biddiscombe, M. Gila, D. Tacchella, A. Curioni, B. Metzler, P. Morjan, J. Fenkes, M. M. Franceschini, R. S. Germain, L. Schneidenbach, T. J. C. Ward, and B. G. Fitch, "Rebasing I/O for scientific computing: Leveraging storage class memory in an IBM BlueGene/Q supercomputer," in Proc. Int. Conf. Supercomput., 2014, pp. 331-347.
12. (2014). Oak Ridge to acquire next generation supercomputer. [Online]. Available: http://goo.gl/d315UD
13. H. Volos, A. J. Tack, and M. M. Swift, "Mnemosyne: Lightweight persistent memory," ACM SIGARCH Comput. Archit. News, vol. 39, no. 1, 2011, pp. 91-104.
14. S. Chen, P. B. Gibbons, and S. Nath, "Rethinking database algorithms for phase change memory," in Proc. 5th Biennial Conf. Innovative Data Syst. Res., 2011, pp. 21-31.
15. P. Pavan, R. Bez, P. Olivo, and E. Zanoni, "Flash memory cells-an overview," Proc. IEEE, vol. 85, no. 8, pp. 1248-1271, Aug. 1997.
16. S. Mittal, "A survey of power management techniques for phase change memory," Int. J. Comput. Aided Eng. Technol., 2014.
17. M. Kryder and C. Kim, "After hard drives-what comes next?" IEEE Trans. Magn., vol. 45, no. 10, pp. 3406-3413, Oct. 2009.
18. F. Chen, D. A. Koufaty, and X. Zhang, "Understanding intrinsic characteristics and system implications of flash memory based solid state drives," ACM SIGMETRICS Perform. Eval. Rev., vol. 37, no. 1, pp. 181-192, 2009.
19. N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. S. Manasse, and R. Panigrahy, "Design tradeoffs for SSD performance," in Proc. USENIX Annu. Tech. Conf., 2008, pp. 57-70.
20. M. A. Sanvido, F. R. Chu, A. Kulkarni, and R. Selinger, "NAND flash memory and its role in storage architectures," Proc. IEEE, vol. 96, no. 11, pp. 1864-1874, Nov. 2008.
21. M. Poremba, S. Mittal, D. Li, J. S. Vetter, and Y. Xie, "DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches," in Proc. Des. Autom. Test Eur., 2015, pp. 1543-1546.
22. A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings," in Proc. ACM Int. Conf. Archit. Support Programm. Lang. Operating Syst., 2009, pp. 229-240.
23. L.-P. Chang and L.-C. Huang, "A low-cost wear-leveling algorithm for block-mapping solid-state disks," SIGPLAN Notices, vol. 46, no. 5, pp. 31-40, 2011.
24. S.-W. Lee and B. Moon, "Design of flash-based DBMS: an in-page logging approach," in Proc. ACM SIGMOD Int. Conf. Manage. Data, 2007, pp. 55-66.
25. D. Narayanan, E. Thereska, A. Donnelly, S. Elnikety, and A. Rowstron, "Migrating server storage to SSDs: Analysis of tradeoffs," in Proc. Eur. Conf. Comput. Syst., 2009, pp. 145-158.
26. J. Meza, Y. Luo, S. Khan, J. Zhao, Y. Xie, and O. Mutlu, "A case for efficient hardware/software cooperative management of storage and memory," in Proc. Workshop Energy Efficient Des., 2013.
27. A. M. Caulfield, J. Coburn, T. Mollov, A. De, A. Akel, J. He, A. Jagatheesan, R. K. Gupta, A. Snavely, and S. Swanson, "Understanding the impact of emerging non-volatile memories on high-performance, IO-intensive computing," in Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal., 2010, pp. 1-11.
28. R. Fackenthal, M. Kitagawa, W. Otsuka, K. Prall, D. Mills, K. Tsutsui, J. Javanifard, K. Tedrow, T. Tsushima, Y. Shibahara, and G. Hush, "A 16 Gb ReRAM with 200 MB/s write and 1 GB/s read in 27 nm technology," in Proc. IEEE Int. Solid-State Circuits Conf., 2014, pp. 338-339.
29. M. Wu and W. Zwaenepoel, "eNVy: A non-volatile, main memory storage system," ACM SigPlan Notices, vol. 29, no. 11, pp. 86-97, 1994.
30. L.-P. Chang, "On efficient wear leveling for large-scale flashmemory storage systems," in Proc. ACM Symp. Applied Comput., 2007, pp. 1126-1130.
31. G. Sun, Y. Joo, Y. Chen, D. Niu, Y. Xie, Y. Chen, and H. Li, "A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement," in Proc. Int. Symp. High Perform. Comput. Archit., 2010, pp. 1-12.
32. S. Lee, J. Kim, and A. Mithal, "Refactored design of I/O architecture for flash storage," Comput. Archit. Lett., 2014, Doi: 10.1109/LCA.2014.2329423.
33. Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, O. Unsal, A. Cristal, and K. Mai, "Neighbor-cell assisted error correction for MLC NAND flash memories," in Proc. Int. Conf. Meas. Modeling Comput. Syst., 2014, pp. 491-504.
34. Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai, "Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis," in Proc. Des., Autom. Test Eur., 2012, pp. 521-526.
35. Y. Cai, O. Mutlu, E. F. Haratsch, and K. Mai, "Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation," in Proc. Int. Conf. Comput. Des., 2013, pp. 123-130.
36. F. Chen, T. Luo, and X. Zhang, "CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives," in Proc. USENIX Conf. File Storage Technol., vol. 11, 2011.
37. F. Chen, R. Lee, and X. Zhang, "Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing," in Proc. Int. Symp. High Perform. Comput. Archit., 2011, pp. 266-277.
38. B. Cully, J. Wires, D. Meyer, K. Jamieson, K. Fraser, T. Deegan, D. Stodden, G. Lefebvre, D. Ferstay, and A. Warfield, "Strata: Scalable high-performance storage on virtualized non-volatile memory," in Proc. USENIX Conf. File Storage Technol., 2014, pp. 17-31.
39. Y. Kim, A. Gupta, B. Urgaonkar, P. Berman, and A. Sivasubramaniam, "HybridStore: A cost-efficient, high-performance storage system combining SSDs and HDDs," in Proc. Int. Symp. Modeling, Anal. Simul. Comput. Telecommun. Syst., 2011, pp. 227-236.
40. S. Park, Y. Kim, B. Urgaonkar, J. Lee, and E. Seo, "A comprehensive study of energy efficiency and performance of flash-based SSD," J. Syst. Archit., vol. 57, no. 4, pp. 354-365, 2011.
41. M. Jung, W. Choi, J. Shalf, and M. T. Kandemir, "Triple-A: A Non-SSD based autonomic all-flash array for high performance storage systems," in Proc. 19th Int. Conf. Archit. Support Programm. Lang. Operating Syst., 2014, pp. 441-454.
42. S. Cho, C. Park, H. Oh, S. Kim, Y. Yi, and G. R. Ganger, "Active disk meets flash: A case for intelligent SSDs," in Proc. Int. Conf. Supercomput., 2013, pp. 91-102.
43. P. Huang, G. Wan, K. Zhou, M. Huang, C. Li, and H. Wang, "Improve effective capacity and lifetime of solid state drives," in Proc. Int. Conf. Netw., Archit. Storage, 2013, pp. 50-59.
44. Q. Yang and J. Ren, "I-CASH: Intelligently coupled array of SSD and HDD," in Proc. Int. Symp. High Perform. Comput. Archit., 2011, pp. 278-289.
45. Y. Wang, L. A. D. Bathen, N. D. Dutt, and Z. Shao, "Meta-Cure: A reliability enhancement strategy for metadata in NAND flash memory storage systems," in Proc. Des. Autom. Conf., 2012, pp. 214-219.
46. C. Wang and W.-F. Wong, "SAW: System-assisted wear leveling on the write endurance of NAND flash devices," in Proc. Des. Autom. Conf., 2013, pp. 1-9.
47. Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo, "Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design," in Proc. Des. Autom. Conf., 2007, pp. 212-217.
48. C. Wang and W.-F. Wong, "Extending the lifetime of nand flash memory by salvaging bad blocks," in Proc. Conf. Des., Autom. Test Eur., 2012, pp. 260-263.
49. C. Wang and W.-F. Wong, "Observational wear leveling: an efficient algorithm for flash memory management," in Proc. Des. Autom. Conf., 2012, pp. 235-242.
50. J. Liao, F. Zheng, L. Li, and G. Xiao, "Adaptive wear-leveling in flash-based memory," Comput. Archit. Lett., 2014, Doi: 10.1109/LCA.2014.2329871.
51. R. Maddah, S. Cho, and R. Melhem, "Data dependent sparing to manage better-than-bad blocks," Comput. Archit. Lett., vol. 12, no. 2, pp. 43-46, 2013.
52. L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. H. Siegel, and J. K. Wolf, "Characterizing flash memory: Anomalies, observations, and applications," in Proc. Int. Symp. Microarchit., 2009, pp. 24-33.
53. S. Boboila and P. Desnoyers, "Write endurance in flash drives: Measurements and analysis," in Proc. USENIX Conf. File Storage Technol., vol. 10, 2010.
54. L. M. Grupp, J. D. Davis, and S. Swanson, "The bleak future of NAND flash memory," in Proc. USENIX Conf. File Storage Technol., 2012.
55. Y. Zhang, L. P. Arulraj, A. C. Arpaci-Dusseau, and R. H. Arpaci-Dusseau, "De-indirection for flash-based SSDs with nameless writes," in Proc. USENIX Conf. File Storage Technol., 2012.
56. R.-S. Liu, C.-L. Yang, and W. Wu, "Optimizing NAND flashbased SSDs via retention relaxation," in Proc. USENIX Conf. File Storage Technol., 2012.
57. H. Wang, P. Huang, S. He, K. Zhou, C. Li, and X. He, "A novel I/O scheduler for SSD with improved performance and lifetime," in Proc. Symp. Mass Storage Syst. Technol., 2013, pp. 1-5.
58. J. Lee, Y. Kim, G. M. Shipman, S. Oral, F. Wang, and J. Kim, "A semi-preemptive garbage collector for solid state drives," in Proc. Int. Symp. Perform. Anal. Syst. Softw., 2011, pp. 12-21.
59. G. Soundararajan, V. Prabhakaran, M. Balakrishnan, and T. Wobber, "Extending SSD Lifetimes with disk-based write caches," in Proc. USENIX Conf. File Storage Technol., 2010, vol. 10, pp. 101-114.
60. M. Balakrishnan, A. Kadav, V. Prabhakaran, and D. Malkhi, "Differential RAID: Rethinking RAID for SSD reliability," ACM Trans. Storage, vol. 6, no. 2, p. 4, 2010.
61. J. Matthews, S. Trika, D. Hensgen, R. Coulson, and K. Grimsrud, "Intel turbo memory: Nonvolatile disk caches in the storage hierarchy of mainstream computer systems," ACM Trans. Storage, vol. 4, no. 2, pp. 4:1-4:24, 2008.
62. D. Narayanan and O. Hodson, "Whole-system persistence," in Proc. ACM SIGARCH Comput. Archit. News, vol. 40, no. 1, pp. 401-410, 2012.
63. C. Dirik and B. Jacob, "The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization," ACM SIGARCH Comput. Archit. News, vol. 37, no. 3, pp. 279-289, 2009.
64. H. Kim and S. Ahn, "BPLRU: A buffer management scheme for improving random writes in flash storage," in Proc. USENIX Conf. File Storage Technol., 2008, vol. 8, pp. 1-14.
65. K. Liu, X. Zhang, K. Davis, and S. Jiang, "Synergistic coupling of SSD and hard disk for QoS-aware virtual memory," in Proc. Int. Symp. Perform. Anal. Syst. Softw., 2013, pp. 24-33.
66. I. Koltsidas and S. D. Viglas, "Flashing up the storage layer," VLDB Endowment, vol. 1, no. 1, pp. 514-525, 2008.
67. S. Park and K. Shen, "A performance evaluation of scientific I/O workloads on flash-based SSDs," in Proc. IEEE Int. Conf. Cluster Comput. Workshops, 2009, pp. 1-5.
68. H. Kim, S. Seshadri, C. L. Dickey, and L. Chiu, "Evaluating phase change memory for enterprise storage systems: A study of caching and tiering approaches," in Proc. USENIX Conf. File Storage Technol., 2014, pp. 33-45.
69. A. Badam and V. S. Pai, "SSDAlloc: Hybrid SSD/RAM memory management made easy," in Proc. USENIX Conf. Netw. Syst. Des. Implementation, 2011, pp. 16-16.
70. Y. Oh, J. Choi, D. Lee, and S. H. Noh, "Caching less for better performance: balancing cache size and update cost of flash memory cache in hybrid storage systems," in Proc. USENIX Conf. File Storage Technol., vol. 12, 2012.
71. T. Pritchett and M. Thottethodi, "SieveStore: A highly-selective, ensemble-level disk cache for cost-performance," in Proc. Int. Symp. Comput. Archit., 2010, pp. 163-174.
72. L. Shi, K. Qiu, M. Zhao, and C. J. Xue, "Error model guided joint performance and endurance optimization for flash memory," IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst., vol. 33, no. 3, pp. 343-355, Mar. 2014.
73. J. Yang, N. Plasson, G. Gillis, N. Talagala, S. Sundararaman, and R. Wood, "HEC: Improving endurance of high performance flash-based cache devices," in Proc. Int. Syst. Storage Conf., 2013, p. 10.
74. K. Zhao, K. Venkataraman, X. Zhang, J. Li, N. Zheng, and T. Zhang, "Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs," in Proc. Int. Symp. High Perform. Comput. Archit., 2014, pp. 536-545.
75. L. Shi, J. Li, C. Jason Xue, and X. Zhou, "Hybrid nonvolatile disk cache for energy-efficient and high-performance systems," ACM Trans. Des. Autom. Electron. Syst., vol. 18, no. 1, pp. 8:1-8:23, 2013.
76. M. Saxena, M. M. Swift, and Y. Zhang, "FlashTier: A lightweight, consistent and durable storage cache," in Proc. Eur. Conf. Comput. Syst., 2012, pp. 267-280.
77. R. Koller, L.Marmol, R. Rangaswami, S. Sundararaman,N. Talagala, and M. Zhao, "Write policies for host-side flash caches," in Proc. USENIX Conf. File Storage Technol., 2013, pp. 45-58.
78. R.-S. Liu, C.-L. Yang, C.-H. Li, and G.-Y. Chen, "DuraCache: A durable SSD cache using MLC NAND flash," in Proc. Des. Autom. Conf., 2013, p. 166.
79. P. Huang, P. Subedi, X. He, S. He, and K. Zhou, "FlexECC: Partially relaxing ECC of MLC SSD for better cache performance," in Proc. USENIX Annu. Tech. Conf., 2014, pp. 489-500.
80. Y. Pan, G. Dong, Q. Wu, and T. Zhang, "Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications," in Proc. Int. Symp. High Perform. Comput. Archit., 2012, pp. 1-10.
81. Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. S. Unsal, and K. Mai, "Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime," in Proc. Int. Conf. Comput. Des., 2012, pp. 94-101.
82. L. Shi, C. Xue, J. Hu, W.-C. Tseng, X. Zhou, and E. Sha, "Write activity reduction on flash main memory via smart victim cache," in Proc. Great Lakes Symp., 2010, pp. 91-94.
83. X. Wu and A. N. Reddy, "Exploiting concurrency to improve latency and throughput in a hybrid storage system," in Proc. Int. Symp. Modeling, Anal. Simul. Comput. Telecommun. Syst., 2010, pp. 14-23.
84. V. Papirla and C. Chakrabarti, "Energy-aware error control coding for flashmemories," in Proc. Des. Autom. Conf., 2009, pp. 658-663.
85. A. Sampson, J. Nelson, K. Strauss, and L. Ceze, "Approximate storage in solid-state memories," in Proc. Int. Symp. Microarchit., 2013, pp. 25-36.
86. H. Shim, J. Kim, and S. Maeng, "BEST: Best-effort energy saving techniques for NAND flash-based hybrid storage," IEEE Trans. Consum. Electron., vol. 58, no. 3, pp. 841-848, Aug. 2012.
87. H. Payer, M. A. Sanvido, Z. Z. Bandic, and C. M. Kirsch, "Combo drive: Optimizing cost and performance in a heterogeneous storage device," in Proc. Workshop Integrating Solid-State Memory into Storage Hierarchy, 2009, vol. 1, pp. 1-8.
88. S. Jung, Y. Lee, and Y. Song, "A process-aware hot/cold identification scheme for flash memory storage systems," IEEE Trans. Consum. Electron., vol. 56, no. 2, pp. 339-347, May 2010.
89. C. Wang, S. S. Vazhkudai, X. Ma, F. Meng, Y. Kim, and C. Engelmann, "NVMalloc: Exposing an aggregate SSD store as a memory partition in extreme-scale machines," in Proc. Int. Parallel Distrib. Process. Symp., 2012, pp. 957-968.
90. M. Gamell, I. Rodero, M. Parashar, and S. Poole, "Exploring energy and performance behaviors of data-intensive scientific workflows on systems with deep memory hierarchies," in Proc. Int. Conf. High Perform. Comput., 2013, pp. 226-235.
91. T. Kgil, D. Roberts, and T. Mudge, "ImprovingNAND flash based disk caches," in Proc. Int. Symp. Comput. Archit., 2008, pp. 327-338.
92. Q. Wu and T. Zhang, "OFWAR: Reducing SSD response time using on-demand fast-write-and-rewrite," IEEE Trans. Comput., vol. 63, no. 10, pp. 2500-2512, Oct. 2014.
93. J. Jeong, S. S. Hahn, S. Lee, J. Kim, J. Jeong, S. S. Hahn, S. Lee, and J. Kim, "Lifetime improvement of NAND flash-based storage systems using dynamic program and erase scaling," in Proc. 12th USENIX Conf. File Storage Technol., 2014, pp. 61-74.
94. G. Wu and X. He, "Reducing SSD read latency via NAND flash program and erase suspension," in Proc. FAST, 2012.
95. B. Van Essen, H. Hsieh, S. Ames, R. Pearce, and M. Gokhale, "DI-MMAP - a scalable memory-map runtime for out-of-core data-intensive applications," Cluster Comput., vol. 18, no. 1, pp. 15-28, 2013.
96. B. Ransford, J. Sorber, and K. Fu, "Mementos: System support for long-running computation on RFID-scale devices," in Proc. Archit. Support Programm. Lang. Operating Syst., 2011, pp. 159-170.
97. C. Albrecht, A. Merchant, M. Stokely, M. Waliji, F. Labelle, N. Coehlo, X. Shi, and E. Schrock, "Janus: Optimal flash provisioning for cloud storage workloads," in Proc. USENIX Annu. Tech. Conf., 2013, pp. 91-102.
98. N. Liu, J. Cope, P. Carns, C. Carothers, R. Ross, G. Grider, A. Crume, and C. Maltzahn, "On the role of burst buffers in leadership-class storage systems," in Proc. Symp. Mass Storage Syst. Technol., 2012, pp. 1-11.
99. M. Qureshi, V. Srinivasan, and J. Rivers, "Scalable high performance main memory system using phase-change memory technology," in Proc. Int. Symp. Comput. Architect., 2009, pp. 24-33.
100. S. Lee, T. Kim, K. Kim, and J. Kim, "Lifetime management of flash-based SSDs using recovery-aware dynamic throttling," in Proc. FAST, 2012.
101. D. Li, J. S. Vetter, G. Marin, C. McCurdy, C. Cira, Z. Liu, and W. Yu, "Identifying opportunities for byte-addressable non-volatile memory in extreme-scale scientific applications," in Proc. Int. Parallel Distrib. Process. Symp., 2012, pp. 945-956.
102. R.-S. Liu, D.-Y. Shen, C.-L. Yang, S.-C. Yu, and C.-Y. M. Wang, "NVM duet: Unified working memory and persistent store architecture," in Proc. Archit. Support Programm. Lang. Operating Syst., 2014, pp. 455-470.
103. J. Condit, E. B. Nightingale, C. Frost, E. Ipek, B. Lee, D. Burger, and D. Coetzee, "Better I/O through byte-addressable, persistent memory," in Proc. ACM SIGOPS 22nd Symp. Operating Syst. Principles, 2009, pp. 133-146.
104. E. Giles, K. Doshi, and P. Varman, "Bridging the programming gap between persistent and volatile memory using WrAP," in Proc. Int. Conf. Comput. Frontiers, 2013, p. 30.
105. E. Lee, S. Yoo, J.-E. Jang, and H. Bahn, "Shortcut-JFS: A write efficient journaling file system for phase change memory," in Proc. Symp. Mass Storage Syst. Technol., 2012, pp. 1-6.
106. J.-Y. Jung and S. Cho, "Memorage: Emerging persistent ram based malleable main memory and storage architecture," in Proc. Int. Conf. Supercomput., 2013, pp. 115-126.
107. A. Akel, A. M. Caulfield, T. I.Mollov, R. K. Gupta, and S. Swanson, "Onyx: A protoype phase change memory storage array," in Proc. 3rd USENIX Conf. Hot Topics Storage File Syst., 2011, p. 2.
108. Z. Liu, B. Wang, P. Carpenter, D. Li, J. S. Vetter, and W. Yu, "PCM-Based durable write cache for fast disk I/O," in Proc. Int. Symp. Modeling, Anal. Simul. Comput. Telecommun. Syst., 2012, pp. 451-458.
109. A. M. Caulfield, A. De, J. Coburn, T. I. Mollow, R. K. Gupta, and S. Swanson, "Moneta: A high-performance storage array architecture for next-generation, non-volatile memories," in Proc. Int. Symp. Microarchit., 2010, pp. 385-395.
110. J. Coburn, A. M. Caulfield, A. Akel, L. M. Grupp, R. K. Gupta, R. Jhala, and S. Swanson, "NV-Heaps: Making persistent objects fast and safe with next-generation, non-volatile memories," in Proc. ACM SIGARCH Comput. Archit. News, vol. 39, no. 1, 2011, pp. 105-118.
111. J. C. Mogul, E. Argollo, M. A. Shah, and P. Faraboschi, "Operating system support for NVM+ DRAM hybrid main memory," in Proc. 12th Conf. Hot Topics Operating Syst., 2009, p. 14.
112. K. A. Bailey, P. Hornyack, L. Ceze, S. D. Gribble, and H. M. Levy, "Exploring storage class memory with key value stores," in Proc. Workshop Interactions NVM/FLASH Operating Syst. Workloads, 2013, p. 4.
113. S. Pelley, P. M. Chen, and T. F. Wenisch, "Memory persistency," in Proc. Int. Symp. Comput. Archit., 2014, pp. 265-276.
114. S. Kannan, A. Gavrilovska, and K. Schwan, "Reducing the cost of persistence for nonvolatile heaps in end user devices," in Proc. Int. Symp. High Perform. Comput. Archit., 2014, pp. 512-523.
115. S. Kannan, A. Gavrilovska, K. Schwan, and D. Milojicic, "Optimizing checkpoints using NVM as virtual memory," in Proc. Int. Symp. Parallel Distrib. Process., 2013, pp. 29-40.
116. E. Ipek, J. Condit, E. B. Nightingale, D. Burger, and T. Moscibroda, "Dynamically replicated memory: Building reliable systems from nanoscale resistive memories," in Proc. Archit. Support Programm. Lang. Operating Syst., 2010, pp. 3-14.
117. S. Schechter, G. H. Loh, K. Straus, and D. Burger, "Use ECP, not ECC, for hard failures in resistive memories," in Proc. Int. Symp. Comput. Archit., 2010, pp. 141-152.
118. N. H. Seong, D. H. Woo, V. Srinivasan, J. A. Rivers, and H.-H. S. Lee, "SAFER: Stuck-at-fault error recovery for memories," in Proc. Int. Symp. Microarchit., 2010, pp. 115-124.
119. D. H. Yoon, N. Muralimanohar, J. Chang, P. Ranganathan, N. P. Jouppi, and M. Erez, "FREE-p: Protecting non-volatile memory against both hard and soft errors," in Proc. Int. Symp. High Perform. Comput. Archit., 2011, pp. 466-477.
120. M. Awasthi, M. Shevgoor, K. Sudan, B. Rajendran, R. Balasubramonian, and V. Srinivasan, "Efficient scrub mechanisms for error-prone emerging memories," in Proc. Int. Symp. High Perform. Comput. Archit., 2012, pp. 1-12.
121. J. Chen, G. Venkataramani, and H. H. Huang, "RePRAM: Recycling PRAM faulty blocks for extended lifetime," in Proc. Int. Conf. Dependable Syst. Netw., 2012, pp. 1-12.
122. T. Gao, K. Strauss, S. M. Blackburn, K. S. McKinley, D. Burger, and J. Larus, "Using managed runtime systems to tolerate holes in wearable memories," in Proc. Conf. Programm. Lang. Des. Implementation, 2013, pp. 297-308.
123. Y. Fang, H. Li, and X. Li, "SoftPCM: Enhancing energy efficiency and lifetime of phase change memory in video applications via approximate write," in Proc. IEEE Asian Test Symp., 2012, pp. 131-136.
124. S. Im and D. Shin, "Differentiated space allocation for wear leveling on phase-change memory-based storage device," IEEE Trans. Consum. Electron., vol. 60, no. 1, pp. 45-51, Feb. 2014.
125. I. Moraru, D. G. Andersen, M. Kaminsky, N. Tolia, P. Ranganathan, and N. Binkert, "Consistent, durable, and safe memory management for byte-addressable non volatilemain memory," in Proc. 1st ACMSIGOPS Conf. Timely Results Operating Syst., 2013, pp. 1:1-1:17.
126. S. Venkataraman, N. Tolia, P. Ranganathan, and R. H. Campbell, "Consistent and durable data structures for non-volatile byteaddressable memory," in Proc. USENIX Conf. File Storage Technol., 2011, pp. 61-75.
127. X. Wu and A. Reddy, "SCMFS: A file system for storage class memory," in Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal., 2011, p. 39.
128. S. Sardashti and D. Wood, "UniFI: Leveraging non-volatile memories for a unified fault tolerance and idle power management technique," in Proc. Int. Conf. Supercomput., 2012, pp. 59-68.
129. F. A. Aouda, K. Marquet, and G. Salagnac, "Incremental checkpointing of program state to NVRAM for transiently-powered systems," in Proc. Int. Symp. Reconfigurable Commun.-Centric Syst.-on-Chip, 2014, pp. 1-4.
130. S. R. Dulloor, S. Kumar, A. Keshavamurthy, P. Lantz, D. Reddy, R. Sankaran, and J. Jackson, "System software for persistent memory," in Proc. Eur. Conf. Comput. Syst., 2014, pp. 15:1-15:15.
131. M. K. Qureshi, M. M. Franceschini, A. Jagmohan, and L. A. Lastras, "PreSET: Improving performance of phase change memories by exploiting asymmetry in write times," in Proc. Int. Symp. Comput. Archit., 2012, pp. 380-391.
132. D. R. Chakrabarti, H.-J. Boehm, and K. Bhandari, "Atlas: Leveraging locks for non-volatile memory consistency," in Proc. Int. Conf. Object Oriented Programm. Syst. Lang. Appl., 2014, pp. 433-452.
133. J. Zhao, S. Li, D. H. Yoon, Y. Xie, and N. P. Jouppi, "Kiln: Closing the performance gap between systems with and without persistence support," in Proc. Int. Symp. Microarchit., 2013, pp. 421-432.
134. H. Kim, J. Ahn, S. Ryu, J. Choi, and H. Han, "In-memory file system for non-volatile memory," in Proc. Res. Adaptive Convergent Syst., 2013, pp. 479-484.
135. S. Kannan, A. Gavrilovska, K. Schwan, D. Milojicic, and V. Talwar, "Using active NVRAM for I/O staging," in Proc. Petascal Data Analytics: Challenges Opportunities, 2011, pp. 15-22.
136. Z. Wang, H. Yi, R. Liu, M. Dong, and H. Chen, "Persistent transactional memory," Comput. Archit. Lett., 2014, Doi: 10.1109/LCA.2014.2329832.
137. A. Pande, V. Ahuja, R. Sivaraj, E. Baik, and P. Mohapatra, "Video delivery challenges and opportunities in 4G networks," IEEE MultiMedia, vol. 20, no. 3, pp. 88-94, Jul.-Aug. 2013.
138. S. Mittal and J. Vetter, "A survey of techniques for modeling and improving reliability of computing systems," IEEE Trans. Parallel Distrib. Syst., 2015, Doi: 10.1109/TPDS.2015.2426179.
139. J. Kubiatowicz, D. Bindel, Y. Chen, S. Czerwinski, P. Eaton, D. Geels, R. Gummadi, S. Rhea, H. Weatherspoon, W. Weimer, C. Wells, and B. Zhao, "OceanStore: An architecture for global-scale persistent storage," ACM Sigplan Notices, vol. 35, no. 11, pp. 190-201, 2000.