Rethinking database algorithms for phase change memory

CIDR 2011 - 5th Biennial Conference on Innovative Data Systems Research, Conference Proceedings

Volumn , Issue , 2011, Pages 21-31

  Chen, Shimin ^a   Gibbons, Phillip B ^a   Nath, Suman ^b  

^a INTEL CORPORATION   (United States)

^b MICROSOFT RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

B+-TREES; DATABASE ALGORITHM; EXECUTION TIME; HASH JOIN; IMPROVED ALGORITHM; MEMORY TECHNOLOGY; NAND FLASH; NON-VOLATILE; ORDERS OF MAGNITUDE; POTENTIAL IMPACTS; STORAGE HIERARCHY;

ALGORITHMS; DATABASE SYSTEMS; DURABILITY; DYNAMIC RANDOM ACCESS STORAGE; FLASH MEMORY; INNOVATION; SYSTEMS ANALYSIS; TREES (MATHEMATICS);

PHASE CHANGE MEMORY;

EID: 80053533280     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (32)

1. P. A. Boncz, S. Manegold, and M. L. Kersten. Database architecture optimized for the new bottleneck: Memory access. In VLDB, 1999.
2. L. Bouganim, B. Jónsson, and P. Bonnet. uFLIP: Understanding flash IO patterns. In CIDR, 2009.
3. G. W. Burr, M. J. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, L. A. Lastras, A. Padilla, B. Rajendran, S. Raoux, and R. S. Shenoy. Phase change memory technology. J. Vacuum Science, 28(2), 2010.
4. S. Chen, A. Ailamaki, P. B. Gibbons, and T. C. Mowry. Improving hash join performance through prefetching. In ICDE, 2004.
5. S. Chen, P. B. Gibbons, and T. C. Mowry. Improving index performance through prefetching. In SIGMOD, 2001.
6. S. Chen, P. B. Gibbons, T. C. Mowry, and G. Valentin. Fractal prefetching B+-trees: Optimizing both cache and disk performance. In SIGMOD, 2002.
7. S. Cho. Personal communication, 2010.
8. S. Cho and H. Lee. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance. In MICRO, 2009.
9. J. Condit, E. B. Nightingale, C. Frost, E. Ipek, B. C. Lee, D. Burger, and D. Coetzee. Better I/O through byte-addressable, persistent memory. In SOSP, 2009.
10. E. Doller. Phase change memory and its impacts on memory hierarchy. http://www.pdl.cmu.edu/SDI/ 2009/slides/Numonyx.pdf, 2009.
11. H. Garcia-Molina and K. Salem. Main memory database systems: An overview. IEEE TKDE, 4(6), 1992.
12. R. A. Hankins and J. M. Patel. Effect of node size on the performance of cache-conscious B+-trees. In SIGMETRICS, 2003.
13. D. Hitz, J. Lau, and M. Malcolm. File system design for an NFS file server appliance. In USENIX Winter Technical Conference, 1994.
14. Intel Corp. First the tick, now the tock: Intel micro-architecture (Nehalem). http://www.intel.com/ technology/architecture-silicon/next-gen/ 319724.pdf.
15. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable DRAM alternative. In ISCA, 2009.
16. D. E. Lowell and P. M. Chen. Free transactions with Rio Vista. Operating Systems Review, 31, 1997.
17. S. Nath and P. B. Gibbons. Online maintenance of very large random samples on flash storage. The VLDB Journal, 19(1), 2010.
18. W. T. Ng and P. M. Chen. Integrating reliable memory in databases. The VLDB Journal, 7(3), 1998.
19. PCM-DB. http://www.pittsburgh.intelresearch. net/projects/hi-spade/pcm- db/.
20. PTLsim. http://www.ptlsim.org/.
21. M. K. Qureshi, J. P. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali. Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In MICRO, 2009.
22. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable high performance main memory system using phase-change memory technology. In ISCA, 2009.
23. J. Rao and K. A. Ross. Making B+-trees cache conscious in main memory. In SIGMOD, 2000.
24. Samsung. Samsung ships industry's first multi-chip package with a PRAM chip for handsets. http:// www.samsung.com/us/business/semiconductor/ newsView.do?news id=1149, April 2010.
25. S. E. Schechter, G. H. Loh, K. Straus, and D. Burger. Use ECP, not ECC, for hard failures in resistive memories. In ISCA, 2010.
26. N. H. Seong, D. H. Woo, and H.-H. S. Lee. Security refresh: Prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. In ISCA, 2010.
27. A. Shatdal, C. Kant, and J. F. Naughton. Cache conscious algorithms for relational query processing. In VLDB, 1994.
28. H.-W. Tseng, H.-L. Li, and C.-L. Yang. An energy-efficient virtual memory system with flash memory as the secondary storage. In Int'l Symp. on Low Power Electronics and Design (ISPLED), 2006.
29. A.-I. Wang, P. L. Reiher, G. J. Popek, and G. H. Kuenning. Conquest: Better performance through a disk/persistent-RAM hybrid file system. In USENIX Annual Technical Conference, 2002.
30. M. Wu and W. Zwaenepoel. eNVy: a non-volatile, main memory storage system. In ASPLOS, 1994.
31. B.-D. Yang, J.-E. Lee, J.-S. Kim, J. Cho, S.-Y. Lee, and B.-G. Yu. A low power phase-change random access memory using a data-comparison write scheme. In IEEE ISCAS, 2007.
32. P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A durable and energy efficient main memory using phase change memory technology. In ISCA, 2009.