Kiln: Closing the performance gap between systems with and without persistence support

MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Volumn , Issue , 2013, Pages 421-432

  Zhao, Jishen ^a   Li, Sheng ^b   Yoon, Doe Hyun ^c   Xie, Yuan ^a,d   Jouppi, Norman P ^e  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

^c IBM RESEARCH   (United States)

^d AMD Research China Lab   (China)

^e GOOGLE INC   (United States)

Author keywords

non volatile memory; persistent memory

Indexed keywords

ABSTRACT INTERFACES; DATA PERSISTENCE; EMERGING TECHNOLOGIES; NON-VOLATILE MAIN MEMORY; NON-VOLATILE MEMORY; PERFORMANCE GAPS; PERSISTENT MEMORY; PERSISTENT STORAGE;

COMPUTER ARCHITECTURE; DESIGN; DIGITAL STORAGE; KILNS; SYSTEMS ENGINEERING;

CACHE MEMORY;

EID: 84892514377     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2540708.2540744     Document Type: Conference Paper

References (49)

1. Intel Core i7, http://www.intel.com/content/www/us/en/processors/core/ core-i7-processor.html.
2. Java persistence API, http://www.oracle.com/technetwork/java/javaee/tech/ persistence-jsp-140049.html.
3. J. H. Ahn, S. Li, S. O, and N. P. Jouppi. McSimA+: a manycore simulator with application-level+ simulation and detailed microarchitecture modeling. In ISPASS, 2013.
4. T. Andrews and C. Harris. Combining language and database advances in an object-oriented development environment. In OOPSLA, 1987.
5. B. Atikoglu et al. Workload analysis of a large-scale key-value store. In SIGMETRICS, 2012.
6. D. A. Bader et al. Design and implementation of the HPCS graph analysis benchmark on symmetric multiprocessors. In HiPC, 2005.
7. T. Bingmann. STX B+ Tree, Sept. 2008, http://idlebox.net/2007/stx-btree/.
8. T. C. Bressoud, T. Clark, and T. Kan. The design and use of persistent memory on the dncp hardware fault-tolerant platform. In DSN, 2001.
9. P. Butterworth, A. Otis, and J. Stein. The gemstone object database management system. ACM Commun, 1991.
10. A. M. Caulfield et al. Providing safe, user space access to fast, solid state disks. In ASPLOS, 2012.
11. P. M. Chen et al. The rio file cache: surviving operating system crashes. In ASPLOS, 1996.
12. J. Coburn et al. NV-heaps: making persistent objects fast and safe with next-generation, non-volatile memories. In ASPLOS, 2011.
13. J. Condit et al. Better I/O through byte-addressable, persistent memory. In SOSP, 2009.
14. G. Copeland, T. Keller, R. Krishnamurthy, and M. Smith. The case for safe RAM. In VLDB, 1989.
15. X. Dong, C. Xu, Y. Xie, and N. P. Jouppi. NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. TCAD, 2012.
16. X. Dong et al. Simple but effective heterogeneous main memory with on-chip memory controller support. In SC, 2010.
17. P. Dorsey. Xilinx stacked silicon interconnect technology delivers breakthrough fpga capacity, bandwidth, and power efficiency. In Xilinx White Papers, 2010.
18. F. Eskesen et al. Software exploitation of a fault-tolerant computer with a large memory. In FTCS, 1998.
19. R. G. Gattell. Object data management: object-oriented and extended. 1994.
20. R. Hagmann. Reimplementing the Cedar file system using logging and group commit. In SOSP, 1987.
21. L. Hammond et al. Transactional memory coherence and consistency. In ISCA, 2004.
22. M. Herlihy and J. E. B. Moss. Transactional memory: architectural support for lock-free data structures. In ISCA, 1993.
23. D. Hitz, J. Lau, and M. Malcolm. File system design for an NFS file server appliance. In USENIX Technical Conference, 1994.
24. Intel Corporation. Intel architecture instruction set extensions programming reference, 319433-012 edition. 2012.
25. C. Jacobi et al. Transactional memory architecture and implementation for IBM System Z. In MICRO, 2012.
26. J. Janesky. Device performance in a fully functional 800MHz DDR3 Spin Torque Magnetic Random Access Memory. In IMW, 2013.
27. J.-S. Kim et al. A 1.2 V 12.8 GB/s 2 Gb mobile wide-I/O DRAM with 4x 128 I/Os using TSV based stacking. JSSC, 2012.
28. C. Lamb, G. Landis, J. Orenstein, and D. Weinreb. The objectstore database system. ACM Commun, 1991.
29. E. Lee et al. Unioning of the buffer cache and journaling layers with non-volatile memory. In FAST, 2013.
30. S. Li et al. McPAT: an integrated power,area,and timing modeling framework for multicore and manycore architectures. In MICRO, 2009.
31. D. E. Lowell and P. M. Chen. Free transactions with Rio Vista. In SOSP, 1997.
32. C.-K. Luk et al. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI, 2005.
33. A. Marquez et al. Fast portable orthogonally persistent Java. Softw. Pract. Exper., 2000.
34. K. E. Moore et al. LogTM: log-based transactional memory. In HPCA, 2006.
35. D. Narayanan and O. Hodson. Whole-system persistence. In ASPLOS, 2012.
36. S. Park, T. Kelly, and K. Shen. Failure-atomic msync(): a simple and efficient mechanism for preserving the integrity of durable data. In EuroSys, 2013.
37. J. Pawlowski. Hybrid memory cube. In Hot Chips, 2011.
38. R. Ramakrishnan and J. Gehrke. Database management systems, third edition. 2007.
39. M. Satyanarayanan et al. Lightweight recoverable virtual memory. In SOSP, 1993.
40. R. Sears and E. Brewer. Stasis: flexible transactional storage. In OSDI, 2006.
41. J. Siek et al. Boost: adjacency list, ver. 1.52.0, http://www.boost.org/ doc/libs/.
42. V. Singhal, V. Kakkad, and P. R. Wilson. Texas: an efficient, portable persistent store. In POS, 1992.
43. S. C. Tweedie. Journaling the Linux ext2fs sile system. In Linux Expo, 1987.
44. S. Venkataraman et al. Consistent and durable data structures for non-volatile byte-addressable memory. In FAST, 2011.
45. H. Volos, A. J. Tack, and M. M. Swift. Mnemosyne: lightweight persistent memory. In ASPLOS, 2011.
46. A. Wang et al. Evaluation of Blue Gene/Q hardware support for transactional memories. In PACT, 2012.
47. S. J. White and D. J. DeWitt. Quickstore: a high performance mapped object store. In SIGMOD, 1994.
48. M. Wu and W. Zwaenepoel. eNVy: a non-volatile, main memory storage system. In ASPLOS, 1994.
49. X. Wu et al. Hybrid cache architecture with disparate memory technologies. In ISCA, 2009.