Active disk meets flash: A case for intelligent SSDs

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2013, Pages 91-102

  Cho, Sangyeun ^a,b   Park, Chanik ^a   Oh, Hyunok ^c   Kim, Sungchan ^d   Yi, Youngmin ^e   Ganger, Gregory R ^f  

^a SAMSUNG Electronics   (South Korea)

^b UNIVERSITY OF PITTSBURGH   (United States)

^c Hanyang University   (South Korea)

^d Chonbuk National University   (South Korea)

^e University of Seoul   (South Korea)

^f CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

data intensive computing; energy efficient computing; storage systems

Indexed keywords

APPLICATION FUNCTIONS; DATA-INTENSIVE COMPUTATION; DATA-INTENSIVE COMPUTING; EFFICIENCY BENEFITS; ENERGY-EFFICIENT COMPUTING; HARDWARE RESOURCES; SOLID-STATE DRIVES; STORAGE SYSTEMS;

BANDWIDTH; COST BENEFIT ANALYSIS; COSTS; DIGITAL STORAGE; ENERGY EFFICIENCY; HARDWARE; INTELLIGENT CONTROL;

FLASH-BASED SSDS;

EID: 84879801090     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2464996.2465003     Document Type: Conference Paper

References (40)

1. R. E. Bryant, "Data-intensive supercomputing: The case for disc," Tech. Rep. CMU-CS-07-128, School of Computer Science, Carnegie Mellon University, Pittsburgh, PA, May 2007.
2. A. Halevy, P. Norvig, and F. Pereira, "The unreasonable effectiveness of data," IEEE Intelligent Systems, vol. 24, pp. 8-12, March 2009.
3. J. Dean and S. Ghemawat, "Mapreduce: Simplified data processing on large clusters," in OSDI, pp. 137-150, 2004.
4. T. White, Hadoop: The Definitive Guide (Chapter 6: How MapReduce Works). O'Reilly, 2009.
5. A. Acharya, M. Uysal, and J. Saltz, "Active disks: programming model, algorithms and evaluation," ASPLOS-VIII, pp. 81-91, 1998.
6. K. Keeton, D. A. Patterson, and J. M. Hellerstein, "A case for intelligent disks (idisks)," SIGMOD Record, vol. 27, no. 3, pp. 42-52, 1998.
7. E. Riedel, G. A. Gibson, and C. Faloutsos, "Active storage for large-scale data mining and multimedia," VLDB '98, pp. 62-73, 1998.
8. E. Riedel, Active Disks-Remote Execution for Network-Attached Storage. PhD thesis, Carnegie Mellon University, Pittsburgh, PA, 1999.
9. E. Riedel, C. Faloutsos, G. Gibson, and D. Nagle, "Active disks for large-scale data processing," Computer, vol. 34, pp. 68-74, June 2001. (Pubitemid 32527648)
10. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, "A case for intelligent ram," Micro, IEEE, vol. 17, pp. 34-44, March/April 1997.
11. M. Oskin, F. Chong, and T. Sherwood, "Active pages: a computation model for intelligent memory," in Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on, pp. 192-203, June 1998.
12. L. Barroso, J. Dean, and U. Holzle, "Web search for a planet: The google cluster architecture," IEEE Micro, vol. 23, pp. 22-28, March-April 2003.
13. Open Compute Project. http://opencompute.org.
14. B. F. Cooper, E. Baldeschwieler, R. Fonseca, J. J. Kistler, P. P. S. Narayan, C. Neerdaels, T. Negrin, R. Ramakrishnan, A. Silberstein, U. Srivastava, and R. Stata, "Building a cloud for yahoo!," IEEE Data Eng. Bull., vol. 32, no. 1, pp. 36-43, 2009.
15. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor, "Conservation cores: reducing the energy of mature computations," in Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, ASPLOS '10, pp. 205-218, ACM, 2010.
16. D. G. Andersen, J. Franklin, M. Kaminsky, A. Phanishayee, L. Tan, and V. Vasudevan, "Fawn: a fast array of wimpy nodes," in Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, SOSP '09, pp. 1-14, ACM, 2009.
17. L. Huston, R. Sukthankar, R. Wickremesinghe, M. Satyanarayanan, G. R. Ganger, E. Riedel, and A. Ailamaki, "Diamond: A storage architecture for early discard in interactive search," FAST, pp. 73-86, 2004.
18. S. Kim, H. Oh, C. Park, S. Cho, and S.-W. Lee, "Fast, energy efficient scan inside flash memory solid-state drives," ADMS, September 2011.
19. S. Boboila, Y. Kim, S. Vazhkudai, P. Desnoyers, and G. Shipman, "Active flash: Performance-energy tradeoffs for out-of-core processing on non-volatile memory devices," MSST, April 2012.
20. D. Tiwari, S. Boboila, Y. Kim, X. Ma, P. Desnoyers, and Y. Solihin, "Active flash: Towards energy-efficient, in-situ data analytics on extreme-scale machines," FAST, pp. 119-132, February 2013.
21. R. Schuetz and S. Jeong, "Looking ahead to higher performance ssds with hlnand," in Flash Memory Summit, 2010.
22. W. Wong, "A chat about micron's clearnand technology," electronic design, December 2010.
23. R. M. Yoo, A. Romano, and C. Kozyrakis, "Phoenix rebirth: Scalable mapreduce on a large-scale shared-memory system," IISWC, pp. 198-207, 2009.
24. R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary, "Minebench: A benchmark suite for data mining workloads," IISWC, pp. 182-188, 2006.
25. M. Cannataro, D. Talia, and P. K. Srimani, "Parallel data intensive computing in scientific and commercial applications," Parallel Comput., vol. 28, pp. 673-704, May 2002. (Pubitemid 34801984)
26. B. Ozisikyilmaz, R. Narayanan, J. Zambreno, G. Memik, and A. Choudhary, "An architectural characterization study of data mining and bioinformatics workloads," IISWC, pp. 61-70, 2006.
27. W. J. Dally, U. J. Kapasi, B. Khailany, J. H. Ahn, and A. Das, "Stream processors: Progammability and efficiency," Queue, vol. 2, pp. 52-62, March 2004.
28. Khronos Group, "Opencl." http://www.khronos.org/opencl/.
29. M. Mesnier, G. R. Ganger, and E. Riedel, "Object-based storage," IEEE Communication Magazine, vol. 41, pp. 84-90, August 2003.
30. Carbon SoC Designer Plus. http://carbondesignsystems.com/SocDesignerPlus. aspx.
31. Samsung Electronics Co. http://www.samsung.com/global/business/ semiconductor/Greenmemory/Products/SSD/SSD-Lineup.html.
32. TPC, "Tpc-h." http://www.tpc.org/tpch/default.asp.
33. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," ISCA '00, pp. 83-94, 2000.
34. W. Bircher and L. John, "Complete system power estimation: A trickle-down approach based on performance events," ISPASS, pp. 158-168, 2007.
35. E. Grochowski and M. Annavaram, "Energy per instruction trends in intel microprocessors." Tech.@Intel Magazine, March 2006.
36. ARM Ltd., "Cortex a9 processor." http://www.arm.com/products/ processors/cortex-a/cortex-a9.php.
37. HP Labs., "Cacti 5.3." http://quid.hpl.hp.com:9081/cacti/.
38. Micron Technology, Inc., "Sdram power calculator." http://download.micron.com/downloads/misc/SDRAM-Power-Calc-10.xls.
39. B. He, W. Fang, Q. Luo, N. K. Govindaraju, and T. Wang, "Mars: a mapreduce framework on graphics processors," PACT '08, pp. 260-269, 2008.
40. NXP, "Nxp x1 phy single-lane transceiver px1011." http://ics.nxp.com/products/pcie/phys/.