Improving NAND flash based disk caches

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2008, Pages 327-338

  Kgil, Taeho ^a,b   Roberts, David ^a   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL SUPPORT; CELL DENSITIES; DISK CACHING; ERROR CODING; GENERAL-PURPOSE COMPUTING; HARD DISK DRIVE; HIGH-DENSITY; INTERNATIONAL SYMPOSIUM; LOW POWERS; MEMORY CELLS; MOORE'S LAWS; MP-3 PLAYERS; MULTI-LEVEL CELLS; NAND FLASH; OVERALL POWER; PERFORMANCE DEGRADATION; PROCESS SCALING; SERVER PLATFORMS; SYSTEM MEMORY;

COMPUTER ARCHITECTURE; COMPUTER SCIENCE; COMPUTER SYSTEMS; COMPUTERS; DATA STORAGE EQUIPMENT; DISKS (STRUCTURAL COMPONENTS); HARD DISK STORAGE; SULFATE MINERALS;

FLASH MEMORY;

EID: 52649114930     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2008.32     Document Type: Conference Paper

References (26)

1. Flash Solid State Drive, http://www.samsung.com/Products/Semiconductor/ FlashSSD/index.htm.
2. Hard Disk Drive Specification. Hitachi Travelstar 7K60 2.5 inch ATA/IDE Hard Disk Drive Model: HTS726060M9 ATOO. http://www.hitachigst.com/tech/techlib. nsf/techdocs/53989D390D44D88F86256D1F0058368D/$file/T7K60_sp2.0.pdf.
3. Hybrid Hard Drives with Non-Volatile Flash and Longhorn. http://www.Samsung.com/Products/HardDiskDrive/news/ HardDiskDrive_20050425_0000117556.htm.
4. Samsung NAND Flash Memory Datasheet. http://www.Samsung.com/products/ semiconductor/NANDFlash/SLC_LargeBlock/8Gbit/K9K8G08U0A/K9K8G08U0A.htm.
5. Seagate Barracuda. http://www.seagate.com/products/personal/index.html.
6. Technical Note: TrueFFS Wear-Leveling Mechanism(TN-DOC-017). http://www.embeddedfreebsd.org/Documents/TrueFFS_Wear_Leveling_Mechanism.pdf.
7. The Micron System-Power Calculator, http://www.micron.com/products/dram/ syscalc.html.
8. University of Massachusetts Trace Repository. http://traces.es.umass.edu/ index.php/Storage/Storage.
9. Wear Leveling in Single Level Cell NAND Flash Memories, http://www.st.com/stonline/products/literature/an/10122.pdf.
10. N. Binkert, R. Dreslinski, L. Hsu, K. Lim, A. Saidi, and S. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, Jul/Aug 2006.
11. T. Cho, Y. Lee, E. Kim, J. Lee, S. Choi, S. Lee, D. Kim, W. Han, Y. Lim, J. Lee, J. Choi, and K. Sun. A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-mb single-level modes. IEEE Journal of Solid State Circuits, 36(11), Nov 2001.
12. 2 8Gb Multi-Level NAND Flash Memory With 70-nm. CMOS Technology. IEEE Journal of Solid State Circuits, 41(1), Jan 2006.
13. R. Hobson and K. Cheung. A High-Performance CMOS 32-Bit Parallel CRC Engine. IEEE Journal of Solid State Circuits, 34(2), Feb 1999.
14. D. Ielmini, A. S. Spinelli, A. L. Lacaita, and M. J. van Duuren. A Comparative Study of Characterization Techniques for Oxide Reliability in Flash Memories. IEEE trans. on device and materials and reliability, 4(3), Sep 2004.
15. T. Kgil. Architecting Energy Efficient Servers. PhD thesis, University of Michigan, 2007.
16. T. Kgil and T. Mudge. FlashCache: a NAND flash memory file cache for low power web servers. In Proc. Int'l Conf. on Compilers, Architecture and Synthesis for Embedded Systems, 2006.
17. K. Kim and J. Choi. Future Outlook of NAND Flash Technology for 40nm Node and Beyond. In Workshop on Non-Volatile Semiconductor Memory, pages 9-11, Feb 2006.
18. J. Lee, S. Lee, O. Kwon, K. Lee, D. Byeon, I. Kim, K. Lee, Y. Lim, B. Choi, J. Lee, W. Shin, J. Choi, and K. Suh, A 90-nm CMOS 1.8-V 2-Gb NAND Flash Memory for Mass Storage Applications. IEEE Journal of solid-state circuits, 38(11), Nov 2003.
19. S. Lee, Y. Lee, W. Han, D. Kim, M. Kim, S. Moon, H. Cho, J. Lee, D. Byeon, Y. Lim, H. Kim, S. Hur, and K. Suh. A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology. In Proc. Int'l Solid-State Circuits Conference, pages 52-53, 2004.
20. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. Keller. Energy management for commercial servers. IEEE Computer, 36(12):39-48, 2003.
21. S. Lin and D. Costello. Error Control Coding, Second Edition. 2004.
22. R. Micheloni, R. Ravasio, A. Marelli, E. Alice, V. Altieri, A. Bovino, L. Crippa, E. D. Martino, L. D. Onofrio, A. Gambardella, E. Grillea, G. Guerra, D. Kim, C. Missiroli, I. Motta, A. Prisco, G. Ragone, M. Romano, M. Sangalli, P. Sauro, M. Scotti, and S. Won. A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System. Read Throughput. In Proc. Int'l Solid-State Circuits Conference, pages 497-506, Feb 2006.
23. N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, and J. Wu. Flash EEPROM Threshold Instabilities due to Charge Trapping During Program/Erase Cycling. IEEE trans. on device and materials and reliability, 4(3), Sep 2004.
24. A. Modelli, A. Visconti, and R. Bez. Advanced Flash Memory Reliability. In Proc. of Int'l Conf. on Integrated Circuit Design and Technology, pages 211-218, 2004.
25. C. Park, J. Seo, S. Bae, H. Kim, S. Kim, and B. Kim. A Low-cost Memory Architecture With NAND XIP for Mobile Embedded. Systems. In Proc. Int'l Conf. on HW-SW Codesign and System Synthesis(CODES+ISSS), Oct 2003.
26. M. Wu and W. Zwaenepoel. eNVy: A Non-Volatile, Main Memory Storage System. In Proc. Int'l Conf. on Arch. Support for Prog. Lang, and Oper. Sys., Oct. 1994.