Memory persistency

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2014, Pages 265-276

  Pelley, Steven ^a   Chen, Peter M ^a   Wenisch, Thomas F ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; CONCURRENCY CONTROL;

DESIRABLE FEATURES; EMERGING NON-VOLATILE MEMORY TECHNOLOGY; HIGH CONCURRENCIES; IMPROVE PERFORMANCE; MEMORY CONSISTENCY; MEMORY OPERATIONS; PERSISTENT MEMORY; SYSTEM THROUGHPUT;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84905453074     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2014.6853222     Document Type: Conference Paper

References (30)

1. S. V. Adve and K. Gharachorloo, "Shared memory consistency models: a tutorial," IEEE Computer, vol. 29, no. 12, December 1996.
2. C. Blundell, M. M. Martin, and T. F. Wenisch, "Invisifence: Performance-transparent memory ordering in conventional mUltiprocessors," in Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA), 2009.
3. A. M. Caulfield, A. De, J. Coburn, T. I. Mollov, R. K. Gupta, and S. Swanson, "Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories ," in Proceedings of the 2010 International Symposium on Microarchitecture (MICRO), December 2010.
4. L. Ceze, J. Tuck, P. Montesinos, and J. Torrellas, "Bulksc: Bulk enforcement of sequential consistency," in Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA), 2007.
5. L. Ceze, J. Tuck, P. Montesinos, and J. Torrellas, "Bulksc: Bulk enforcement of sequential consistency," in Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA), 2007.
6. D. R. Chakrabarti and H.-J. Boehm, "Durability Semantics for Lockbased Multithreaded Programs," in Proceedings of the 2013 USENIX Workshop on Hot Topics in Parallelism (HotPar), June 2013.
7. V. Chidambaram, T. S. PilIai, A. C. Arpaci-Dusseau, and R. H. ArpaciDusseau, "Optimistic crash consistency," in Proceedings of the 2013 Symposium on Operating System Principles (SOSP), November 2013.
8. J. Cobum, T. Bunker, M. Shwarz, R. K. Gupta, and S. Swanson, "From ARIES to MARS :Transaction Support for Next-Generation Solid-State Drives ," in Proceedings of the 2009 Symposium on Operating System Principles, October 2009.
9. J. Coburn, A. M. Caulfield, A. Akel, L. M. Grupp, R. K. Gupta, R. Jhala, and S. Swanson, "NV-Heaps : Making Persistent Obj ects Fast and Safe with Next-Generation, Non-Volatile Memories," in Proceedings of the 2011 International Conference on Architectural Support for Programming Languages and Operating Systems (ASP LOS), March 2011.
10. J. Condit, E. B. Nightingale, C. Frost, E. Ipek, D. Burger, B. Lee, and D. Coetzee, "Better 110 Through Byte-Addressable, Persistent Memory," in Proceedings of the 2009 Symposium on Operating System Principles, October 2009.
11. R. Fang, H.-I. Hsiao, B. He, C. Mohan, and Y. Wang, "High performance database logging using storage class memory," in Proc. of the 27th International Con! on Data Engineering (ICDE), 2011.
12. G. R. Ganger, M. K. McKusick, C. A. N. Soules, and Y. N. Pall, "Soft Updates: A Solution to the Metadata Update Problem in File Systems," ACM Transactions on Computer Systems, vol. 18 , no. 2, May 2000.
13. K. Gharachorloo, A. Gupta, and J. Hennessy, 'Two techniques to enhance the performance of memory consistency models," in In Proceedings of the 1991 International Conference on Parallel Processing (ICPP), 1991.
14. C. Gniady, B . Falsafi, and T. N. Vij aykumar, "Is sc + ilp = rc?" in Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA), 1999.
15. J. R. Goodman, "Using cache memory to reduce processor-memory traffic," in Proceedings of the 10th Annual International Symposium on Computer Architecture (ISCA), 19S3.
16. B. C . Lee, E. Ipek, O . Mutlu, and D. Burger, "Architecting phase change memory as a scalable dram alternative," in Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA), 2009.
17. c. Lin, V. Nagarajan, R. Gupta, and B. Rajaram, "Efficient sequential consistency via conflict ordering," SIGARCH Comput. Archit. News, vol. 40, no. 1 , Mar. 2012.
18. D. E. Lowell and P. M. Chen, "Free Transactions with Rio Vista," in Proceedings of the 1997 Symposium on Operating Systems Principles (SOSP), October 1997.
19. C .-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," in Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation (PLDI), 2005.
20. J. M. Mellor-Crummey and M. L. Scott, "Algorithms for scalable synchronization on shared-memory multiprocessors," ACM Trans. Comput. Syst. , vol. 9, no. 1, Feb. 1991.
21. C. Mohan, D. Haderle, B. Lindsay, H. Pirahesh, and P. Schwarz, "ARIES : A Transaction Recovery Method Supporting Fine-Granularity Locking and Partial Rollbacks Using Write-Ahead Logging," ACM Transactions on Database Systems, vol. 17, no. 1, March 1992.
22. S. Pelley, "Atomic memory tracing," https://github.coml stevenpelley/atomic-memory-trace.
23. M. K. Qureshi, M. M. Franceschini, A. Jagmohan, and L. A. Lastras, "Preset: Improving performance of phase change memories by exploiting asymmetry in write times," in Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA), 2012.
24. M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali, "Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling," in Proceedings of the 42Nd Annual IEEEIACM International Symposium on Microarchitecture (MICRO), 2009.
25. P. Ranganathan, V. S. Pai, and S. V. Adve, "Using speculative retirement and larger instruction windows to narrow the performance gap between memory consistency models," in Proceedings of the Ninth Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA) , 1997.
26. A. Singh, S. Narayanasamy, D. Marino, T. Millstein, and M. Musuvathi, "End-to-end sequential consistency," in Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA), 2012.
27. The SPARC Architecture Manual, Version 9 ed. , SPARC International, Inc. , 1994.
28. H. Volos, A. J. Tack, and M. M. Swift, "Mnemosyne: Lightweight Persistent Memory," in Proceedings of the 2011 International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2011.
29. T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos, "Mechanisms for store-wait-free multiprocessors," in Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA), 2007.
30. J. Zhao, S. Li, D. H. Yoon, Y. Xie, and N. P. Jouppi, "Kiln: closing the performance gap between systems with and without persistence support," in Proceedings of the 46th Annual lEEEIACM International Symposium on Microarchitecture (MICRO), 2013.