A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2015-April, Issue , 2015, Pages 683-688

  Conti, Francesco ^a   Benini, Luca ^a,b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ARTS COMPUTING; BRAIN; COMPUTER HARDWARE; COMPUTER VISION; ENERGY EFFICIENCY; ENERGY UTILIZATION; ENGINES; GREEN COMPUTING; MEMORY ARCHITECTURE; NEURAL NETWORKS;

BUILDING BLOCKES; COMPUTER VISION ALGORITHMS; CONVOLUTIONAL NEURAL NETWORK; LOWEST ENERGY STATE; MANY-CORE ARCHITECTURE; MULTI-CORE CLUSTER; RISC PROCESSORS; ULTRA LOW ENERGY;

CONVOLUTION;

EID: 84945946618     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2015.0404     Document Type: Conference Paper

References (32)

1. Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, Gradient-based learning applied to document recognition, Proceedings of the IEEE, vol. 86, no. 11, pp. 2278-2324, 1998
2. A. Krizhevsky, I. Sutskever, and G. E. Hinton, ImageNet Classification with Deep Convolutional Neural Networks, in Advances in Neural Information Processing Systems 25 (F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger, eds.), pp. 1097-1105, Curran Associates, Inc., 2012
3. R. Girshick, J. Donahue, T. Darrell, J. Malik, and U. C. Berkeley, Rich feature hierarchies for accurate object detection and semantic segmentation, in Proceedings of 2014 IEEE Conference on Computer Vision and Pattern Recognition, pp. 580-587, 2014
4. A. Toshev and C. Szegedy, DeepPose: Human Pose Estimation via Deep Neural Networks, in Proceedings of 2014 IEEE Conference on Computer Vision and Pattern Recognition, 2014
5. A. Karpathy and T. Leung, Large-scale Video Classification with Convolutional Neural Networks, in Proceedings of 2014 IEEE Conference on Computer Vision and Pattern Recognition, pp. 1725-1732, 2014
6. L. Deng, J. Li, J.-T. Huang, K. Yao, D. Yu, F. Seide, M. Seltzer, G. Zweig, X. He, J. Williams, Y. Gong, and A. Acero, Recent advances in deep learning for speech research at Microsoft, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing, pp. 8604-8608, May 2013
7. M. Gautschi, D. Rossi, and L. Benini, Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory, in Proceedings of the 24th edition of the Great Lakes Symposium on VLSI-GLSVLSI '14, (New York, New York, USA), pp. 87-88, ACM Press, 2014
8. F. Conti, D. Rossi, A. Pullini, I. Loi, and L. Benini, Energy-Efficient Vision on the PULP Platform for Ultra-Low Power Parallel Computing, in Proceedings of the 2014 IEEE International Workshop on Signal Processing Systems, 2014
9. W. Qadeer, R. Hameed, O. Shacham, P. Venkatesan, C. Kozyrakis, and M. A. Horowitz, Convolution Engine: Balancing Efficiency &Flexibility in Specialized Computing, in Proceedings of the 40th Annual International Symposium on Computer Architecture-ISCA '13, (New York, New York, USA), p. 24, ACM Press, 2013
10. S. Park, A. A. Maashri, K. M. Irick, A. Chandrashekhar, M. Cotter, N. Chandramoorthy, M. Debole, and V. Narayanan, System-On-Chip for Biologically Inspired Vision Applications, IPSJ Transactions on System LSI Design Methodology, vol. 5, pp. 71-95, 2012
11. J. Sabarad, S. Kestur, D. Dantara, V. Narayanan, and D. Khosla, A reconfigurable accelerator for neuromorphic object recognition, in 17th Asia and South Pacific Design Automation Conference, pp. 813-818, IEEE, Jan. 2012
12. C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. LeCun, and E. Culurciello, Hardware accelerated convolutional neural networks for synthetic vision systems, in Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp. 257-260, IEEE, May 2010
13. C. Farabet, B. Martini, B. Corda, P. Akselrod, E. Culurciello, and Y. LeCun, NeuFlow: A runtime reconfigurable dataflow processor for vision, in CVPR 2011 Workshops, pp. 109-116, IEEE, June 2011
14. V. Gokhale, J. Jin, A. Dundar, B. Martini, and E. Culurciello, A 240 G-ops/s Mobile Coprocessor for Deep Neural Networks, in CVPR 2014 Workshops
15. D. Moloney, 1TOPS/W software programmable media processor, in HotChips HC23, (Stanford), 2011
16. Z. Lin, J. Sankaran, and T. Flanagan, Empowering automotive vision with TIs Vision AccelerationPac, TI White Paper, 2013
17. J. Clemons, A. Pellegrini, S. Savarese, and T. Austin, EVA: An Efficient Vision Architecture for Mobile Systems, in Proceedings of 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 2013
18. T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam, Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning, in Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '14, (New York, NY, USA), pp. 269-284, ACM, 2014
19. J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, and G. Reinman, Architecture support for accelerator-rich CMPs, Proceedings of the 49th Annual Design Automation Conference-DAC 2012, p. 843, 2012
20. J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, and G. Reinman, CHARM, in Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design-ISLPED '12, (New York, New York, USA), p. 379, ACM Press, 2012
21. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor, Conservation cores, in Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems-ASPLOS '10, (New York, New York, USA), p. 205, ACM Press, 2010
22. G. Venkatesh, J. Sampson, N. Goulding-Hotta, S. K. Venkata, M. B. Taylor, and S. Swanson, QsCores, in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture-MICRO-44 '11, (New York, New York, USA), p. 163, ACM Press, 2011
23. N. Goulding-Hotta, J. Sampson, G. Venkatesh, S. Garcia, J. Auricchio, P.-C. Huang, M. Arora, S. Nath, V. Bhatt, J. Babb, S. Swanson, and M. Taylor, The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future, IEEE Micro, vol. 31, pp. 86-95, Mar. 2011
24. F. Conti, C. Pilkington, A. Marongiu, and L. Benini, He-P2012: Architectural Heterogeneity Exploration on a Scalable Many-Core Platform, in Proceedings of 25th IEEE Conference on Application-Specific Architectures and Processors, 2014
25. L. Benini, E. Flamand, D. Fuin, and D. Melpignano, P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator, in 2012 Design, Automation &Test in Europe Conference &Exhibition (DATE), pp. 983-987, IEEE, Mar. 2012
26. A. S. Cassidy, P. Merolla, J. V. Arthur, S. K. Esser, B. Jackson, R. Alvarezicaza, P. Datta, J. Sawada, T. M. Wong, V. Feldman, A. Amir, D. B.-d. Rubin, F. Akopyan, E. Mcquinn, W. P. Risk, and D. S. Modha, Cognitive Computing Building Block: A Versatile and Efficient Digital Neuron Model for Neurosynaptic Cores, 2011
27. P. A. Merolla, J. V. Arthur, R. Alvarez-Icaza, A. S. Cassidy, J. Sawada, F. Akopyan, B. L. Jackson, N. Imam, C. Guo, Y. Nakamura, B. Brezzo, I. Vo, S. K. Esser, R. Appuswamy, B. Taba, A. Amir, M. D. Flickner, W. P. Risk, R. Manohar, and D. S. Modha, A million spiking-neuron integrated circuit with a scalable communication network and interface, Science, vol. 345, pp. 668-673, Aug. 2014
28. L. Camunas-Mesa, C. Zamarreno-Ramos, A. Linares-Barranco, A. J. Acosta-Jimenez, T. Serrano-Gotarredona, and B. Linares-Barranco, An Event-Driven Multi-Kernel Convolution Processor Module for Event-Driven Vision Sensors, IEEE Journal of Solid-State Circuits, vol. 47, pp. 504-517, Feb. 2012
29. A. Rahimi, I. Loi, M. R. Kakoee, and L. Benini, A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters, 2011 Design, Automation &Test in Europe, pp. 1-6, Mar. 2011
30. D. Rossi, I. Loi, G. Haugou, and L. Benini, Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters, in Proceedings of the 11th ACM Conference on Computing Frontiers-CF '14, (New York, New York, USA), pp. 1-10, ACM Press, 2014
31. B. Bosi, G. Bois, and Y. Savaria, Reconfigurable pipelined 2-D convolvers for fast digital signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, pp. 299-308, Sept. 1999
32. A. Teman, D. Rossi, P. Menierzhagen, L. Benini, and A. Burg, Controlled Placement of Standard Cell Memory Arrays for Improved Density and Low Power in 28nm FD-SOI, in Proceedings of the 20th Asia and South Pacific Design Automation Conference (ASP-DAC 2015), 2015