The SpiNNaker project

Proceedings of the IEEE

Volumn 102, Issue 5, 2014, Pages 652-665

  Furber, Steve B ^a   Galluppi, Francesco ^a   Temple, Steve ^a   Plana, Luis A ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Brain modeling; multicast algorithms; multiprocessor interconnection networks; neural network hardware; parallel programming

Indexed keywords

BRAIN MODELS; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); MAMMALS; NEURAL NETWORKS; PARALLEL PROGRAMMING; REAL TIME SYSTEMS;

ACTION POTENTIALS; INTERCONNECT ARCHITECTURES; MAMMALIAN BRAIN; MASSIVELY PARALLELS; MULTICAST ALGORITHMS; NEURAL NETWORK HARDWARE; SINGLE NEURAL; SPIKING NEURAL NETWORKS;

NETWORK ARCHITECTURE;

EID: 84900504664     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2014.2304638     Document Type: Article

References (49)

1. S. Furber and S. Temple "Neural systems engineering," J. Roy. Soc. Interface vol. 4 no. 13 pp. 193-206 2007.
2. J. J. Wade L. J.McDaid J. Harkin V. Crunelli and J. A. S. Kelso "Bidirectional coupling between astrocytes and neurons mediates learning and dynamic coordination in the brain: A multiple modeling approach," PLoS ONE vol. 6 no. 12 2011 DOI: 10.1371/journal.pone.0029445.
3. M. Mahowald An Analog VLSI System for Stereoscopic Vision. Boston MA USA: Kluwer 1994.
4. K. Boahen "Point-to-point connectivity between neuromorphic chips using address events," IEEE Trans. Circuits Syst. vol. 47 no. 5 pp. 416-434 May 2000.
5. Top 500 Supercomputers Jun. 2013. [Online]. http://top500.org/lists/2013/ 06/.
6. S. B. Furber D. R. Lester L. A. Plana J. D. Garside E. Painkras S. Temple and A. D. Brown "Overview of the SpiNNaker system architecture," IEEE Trans. Comput. vol. 62 no. 12 pp. 2454-2467 Dec. 2013.
7. D. Vainbrand and R. Ginosar "Scalable network-on-chip architecture for configurable neural networks," Microprocessors Microsyst. vol. 35 no. 2 pp. 152-166 2011.
8. E. Painkras L. A. Plana J. D. Garside S. Temple F. Galluppi C. Patterson D. R. Lester A. D. Brown and S. B. Furber "SpiNNaker: A 1 W 18-core system-on-Chip for massively-parallel neural network simulation," IEEE J. Solid-State Circuits vol. 48 no. 8 pp. 1943-1953 Aug. 2013.
9. C. Patterson F. Galluppi A. D. Rast and S. B. Furber "Visualising large-scale neural network models in real-time," in Proc. Int. Joint Conf. Neural Netw. Brisbane Australia Jun. 10-15 2012 DOI: 10.1109/IJCNN.2012. 6252490.
10. F. Galluppi S. Davies A. D. Rast T. Sharp L. A. Plana and S. B. Furber "A hierarchical configuration system for a massively parallel neural hardware platform," in Proc. 9th Conf. Comput. Front. 2012 pp. 183-192.
11. T. Sharp L. A. Plana F. Galluppi and S. B. Furber "Event-driven simulation of arbitrary spiking neural networks on SpiNNaker," Neural Information Processing Lecture Notes in Computer Science Berlin Germany: Springer-Verlag 2011 vol. 7064 pp. 424-430.
12. A. Davison D. Brüderle J. Eppler J. Kremkow E. Muller D. Pecevski L. Perrinet and P. Yger "PyNN: A common interface for neuronal network simulators," Front. Neuroinf. vol. 2 2008 DOI: 10.3389/neuro.11.011.2008.
13. T. C. Stewart B. Tripp and C. Eliasmith "Python scripting in the Nengo simulator," Front. Neuroinf. vol. 3 2009 DOI: 10.3389/neuro.11.007. 2009.
14. P. Hagmann L. Cammoun X. Gigandet R. Meuli C. J. Honey V. J. Wedeen and O. Sporns "Mapping the structural core of human cerebral cortex," PLoS Biol. vol. 6 no. 7 Jul. 2008 DOI: 10.1371/journal.pbio. 0060159.
15. T. Binzegger R. Douglas and K. Martin "A quantitative map of the circuit of cat primary visual cortex," J. Neurosci. vol. 24 no. 39 pp. 8441-8453 Sep. 2004.
16. O. Gewaltig M. Diesmann and M.-O. Gewaltig "NEST (NEural Simulation Tool)," Scholarpedia vol. 2 no. 4 2007 DOI: 10.4249/scholarpedia.1430.
17. D. Goodman "Brian: A simulator for spiking neural networks in Python," Front. Neuroinf. vol. 2 2008 DOI: 10.3389/neuro.11.005. 2008.
18. H. Plesser J. Eppler A. Morrison M. Diesmann and M. O. Gewaltig "Efficient parallel simulation of large-scale neuronal networks on clusters of multiprocessor computers," Euro-Par 2007 Parallel Processing vol. 4641 Berlin Germany: Springer-Verlag 2007 pp. 672-681.
19. E. Stromatias F. Galluppi C. Patterson and S. Furber "Power analysis of large-scale real-time neural networks on SpiNNaker," in Proc. Int. Joint Conf. Neural Netw. 2013 pp. 1570-1577.
20. E. Izhikevich and G. Edelman "Large-scale model of mammalian thalamocortical systems," Proc. Nat. Acad. Sci. USA vol. 105 no. 9 pp. 3593-3598 Mar. 2008.
21. T. Sharp F. Galluppi A. D. Rast and S. B. Furber "Real-time simulation of detailed cortical microcircuits on SpiNNaker," J. Neurosci. Methods vol. 210 no. 1 pp. 110-118 2012.
22. S. Davies F. Galluppi A. D. Rast and S. B. Furber "A forecast-based STDP rule suitable for neuromorphic implementation," J. Neural Netw. vol. 32 pp. 3-14 2012.
23. C. Eliasmith and C. H. Anderson Neural Engineering: Computation Representation and Dynamics in Neurobiological Systems. Cambridge MA USA: MIT Press 2003.
24. C. Eliasmith T. Stewart X. Choo T. Bekolay T. DeWolf Y. Tang and D. Rasmussen "A large-scale model of the functioning brain," Science vol. 338 no. 6111 pp. 1202-1205 2012.
25. F. Galluppi S. Davies S. Furber T. Stewart and C. Eliasmith "Real time on-chip implementation of dynamical systems with spiking neurons," in Proc. Int. Joint Conf. Neural Netw. 2012 DOI: 10.1109/IJCNN. 2012.6252706.
26. C. A. Mead Analog VLSI and Neural Systems. Reading MA USA: Addison-Wesley 1989.
27. S. Thorpe D. Fize and C. Marlot "Speed of processing in the human visual system," Nature vol. 381 pp. 520-522 1996.
28. R. Van Rullen and S. Thorpe "Rate coding versus temporal order coding: What the retinal ganglion cells tell the visual cortex," Neural Comput. vol. 13 no. 6 pp. 1255-1283 2001.
29. C. Mead and M. Mahowald "A silicon model of early visual processing," Neural Netw. vol. 1 no. 1 pp. 91-97 1988.
30. P. Lichtsteiner C. Posch and T. Delbruck "A 128-128 120 dB 15-s latency asynchronous temporal contrast vision sensor," IEEE J. Solid State Circuits vol. 43 no. 2 pp. 566-576 Feb. 2008.
31. J. Lenero-Bardallo T. Serrano-Gotarredona and B. Linares-Barranco "A 3.6-s latency asynchronous frame-free event-driven dynamic-vision-sensor," IEEE J. Solid State Circuits vol. 46 no. 6 pp. 1443-1455 Jun. 2011.
32. R. Serrano-Gotarredona M. Oster P. Lichtsteiner A. Linares-Barranco R. Paz-Vicente F. Gomez-Rodriguez L. Camunas-Mesa R. Berner M. Rivas-Perez T. Delbruck S. Liu R. Douglas P. Hafliger G. Jimenez-Moreno A. Civit Ballcels T. Serrano-Gotarredona A. Acosta-Jimenez and B. Linares-Barranco "CAVIAR: A 45 k neuron 5 M synapse 12 G connects/s AER hardware sensory-processing-learning- actuating system for high-speed visual object recognition and tracking," IEEE Trans. Neural Netw. vol. 20 no. 9 pp. 1417-1438 Sep. 2009.
33. F. Galluppi K. Brohan S. Davidson T. Serrano-Gotarredona J. Carrasco B. Linares-Barranco and S. B. Furber "A real-time event-driven neuromorphic system for goal-directed attentional selection," in Neural Information Processing vol. 7664 Berlin Germany: Springer-Verlag 2012 pp. 226-233.
34. A. van Schaik and S. Liu "AER EAR: A matched silicon cochlea pair with address event representation interface," in Proc. IEEE Int. Symp. Circuits Syst. 2005 pp. 4213-4216.
35. S. Kameda and T. Yagi "An analog VLSI chip emulating sustained and transient response channels of the vertebrate retina," IEEE Trans. Neural Netw. vol. 14 no. 5 pp. 1405-1412 Sep. 2003.
36. C. Posch D. Matolin and R. Wohlgenannt "A QVGA 143 dB dynamic range asynchronous address-event PWM dynamic image sensor with lossless pixel-level video compression," in Proc. Int. Solid-State Circuits Conf. 2010 pp. 400-401.
37. C. Denk F. Llobet-Blandino F. Galluppi L. Plana S. Furber and J. Conradt "Real-time interface board for closed-loop robotic tasks on the SpiNNaker neural computing system," Artificial Neural Networks and Machine LearningVICANN 2013 vol. 8131 Berlin Germany: Springer-Verlag 2013 pp. 467-474.
38. D. H. Hubel and T. N. Wiesel "Receptive fields binocular interaction and functional architecture of the cat's cortex," J. Physiol. vol. 160 pp. 106-154 1962.
39. T. Serre L.Wolf S. Bileschi M. Riesenhuber and T. Poggio "Robust object recognition with cortex-like mechanisms," IEEE Trans. Pattern Anal. Mach. Intell. vol. 29 no. 3 pp. 411-426 Mar. 2007.
40. R. Cattell and A. Parker "Challenges for brain emulation: Why is it so difficult" Natural Intell. vol. 1 no. 3 pp. 17-31 2012.
41. P. J. Fox S. W. Moore S. J. T. Marsh A. T. Markettos and A. Mujumdar "BluehiveVA field-programmable custom computing machine for extreme-scale real-time neural network simulation," in Proc. IEEE 20th Int. Symp. Field-Programmable Custom Comput. Mach. 2012 pp. 133-140.
42. A. S. Cassidy J. Georgiou and A. G. Andreou "Design of silicon brains in the nano-CMOS era: Spiking neurons learning synapses and neural architecture optimization," Neural Netw. vol. 45 pp. 4-26 Jun. 2013.
43. A. K. Fidjeland and M. P. Shanahan "Accelerated simulation of spiking neural networks using GPUs," in Proc. Int. Joint Conf. Neural Netw. Jul. 2010 DOI: 10.1109/IJCNN. 2010.5596678.
44. J. V. Arthur P. A. Merolla F. Akopyan R. Alvarez-Icaza A. Cassidy S. Chandra S. K. Esser N. Imam W. Risk D. Rubin R. Manohar and D. S. Modha "Building block of a programmable neuromorphic substrate: A digital neurosynaptic core," in Proc. Int. Joint Conf. Neural Netw. Jun. 2012 DOI: 10.1109/IJCNN.2012.6252637.
45. G. Indiveri B. Linares-Barranco T. Hamilton A. Van Schaik R. Etienne-Cummings T. Delbruck S. C. Liu P. Dudek P. Hafliger S. Renaud J. Schemmel G. Cauwenberghs J. Arthur K. Hynna F. Folowosele S. Saighi T. Serrano-Gotarredona J. Wijekoon Y. Wang and K. Boahen "Neuromorphic silicon neuron circuits," Front. Neurosci. vol. 5 no. 23 May 2011 DOI: 10.3389/fnins. 2011.00073.
46. R. Silver K. Boahen S. Grillner N. Kopell and K. Olsen "Neurotech for neuroscience: Unifying concepts organizing principles and emerging tools," J. Neurosci. pp. 11807-11819 Oct. 2007.
47. J. Schemmel D. Bruderle A. Grubl M. Hock K. Meier and S. Millner "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in Proc. Int. Symp. Circuits Syst. 2010 pp. 1947-1950.
48. P. Merolla J. Arthur R. Alvarez J.-M. Bussat and K. Boahen "A multicast tree router for multichip neuromorphic systems," IEEE Trans. Circuits Syst. 2013 DOI: 10.1109/TCSI. 2013.2284184.
49. P. Merolla J. Arthur F. Akopyan N. Imam R. Manohar and D. S. Modha "A digital neurosynaptic core using embedded crossbar memory with 45 pj per spike in 45 nm," in Proc. Custom Integr. Circuits Conf. Sep. 2011 DOI: 10.1109/CICC.2011.6055294.