An FPGA implementation of a polychronous spiking neural network with delay adaptation

Frontiers in Neuroscience

Volumn , Issue 7 FEB, 2013, Pages

  Wang, Runchun ^a   Cohen, Gregory ^a   Stiefel, Klaus M ^a   Hamilton, Tara Julia ^a   Tapson, Jonathan ^a   Van Schaik, André ^a  

^a WESTERN SYDNEY UNIVERSITY   (Australia)

Author keywords

Delay adaptation; Neuromorphic engineering; Polychronous network; Spiking neurons; Time multiplexing

Indexed keywords

ADAPTATION; ARTICLE; BRAIN NERVE CELL; COGNITION; NERVE CELL NETWORK; NERVE CELL PLASTICITY; NERVE FIBER; NOISE; POSTSYNAPTIC POTENTIAL; PRESYNAPTIC POTENTIAL; SYNAPSE;

EID: 84878868253     PISSN: 16624548     EISSN: 1662453X     Source Type: Journal    
DOI: 10.3389/fnins.2013.00014     Document Type: Article

References (25)

1. Angelini, L., Marinazzo, D., Pellicoro, M., and Stramaglia, S. (2007). "Causality and communities in neural networks," in Proceedings of the European Symposium on Artificial Neural Networks, Bruges, 459-464.
2. Belhadj, B., Tomas, J., Malot, O., N'Kaoua, G., Bornat, Y., and Renaud, S. (2008). "FPGA-based architecture for real-time synaptic plasticity computation," in 15th IEEE International Conference on Electronics, Circuits and Systems (St. Julian's: IEEE), 93-96.
3. Boahen, K. (2000). Point-to-point connectivity between neuromorphic chips using address events. IEEE Trans. Circuits Syst. 47, 416-434.
4. Boahen, K. (2006). Neurogrid: emulating a million neurons in the cortex. Conf. Proc. IEEE Eng. Med. Biol. Soc. (Suppl. 6702).
5. Cassidy, A., Andreou, A. G., and Georgiou, J. (2011). "Design of a one million neuron single FPGA neuromorphic system for real-time multimodal scene analysis," in 45th Annual Conference on Information Sciences and Systems (Baltimore: IEEE), 1-6.
6. Eurich, C. W., Pawelzika, K., Ernstb, U., Thiela, A., Cowanc, J. D., and Miltond, J. G. (2000). Delay adaptation in the nervous system. Neurocomputing 32-33, 741-748.
7. Gerstner, W., Kempter, R., Leo van Hemmen, J., and Wagner, H. (1996). A neuronal learning rule for sub-millisecond temporal coding. Nature 383, 76-81.
8. Giulioni, M., Camilleri, P., Mattia, M., Dante, V., Braun, J., and Del Giudice, P. (2011). Robust working memory in an asynchronously spiking neural network realized with neuromorphic VLSI. Front. Neurosci. 5:149. doi:10.3389/fnins.2011.00149
9. Indiveri, G., Chicca, E., and Douglas, R. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Netw. 17, 211-221.
10. Indiveri, G., and Horiuchi, T. K. (2011). Frontiers in neuromorphic engineering. Front. Neurosci. 5:118. doi:10.3389/fnins.2011.00118
11. Izhikevich, E. M. (2006). Polychronization: computation with spikes. Neural. Comput. 18, 245-282.
12. Linares-Barranco, A., Osterb, M., Cascadoa, D., Jiméneza, G., Civita, A., and Linares-Barranco, B. (2007). Inter-spike-intervals analysis of AER Poisson-like generator hardware. Neurocomputing 70, 2692-2700.
13. Merolla, P., Arthur, J., Akopyan, F., Imam, N., Manohar, R., and Modha, D. S. (2011). "A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm," in IEEE Custom Integrated Circuits Conference (CICC) (San Jose: IEEE), 1-4.
14. Paugam-Moisy, H., Martinez, R., and Bengio, S. (2008). Delay learning and polychronization for reservoir computing. Neurocomputing 71, 1143-1158.
15. Pfeil, T., Potjans, T. C., Schrader, S., Potjans, W., Schemmel, J., Diesmann, M., et al. (2012). Is a 4-bit synaptic weight resolution enough? - constraints on enabling spike-timing dependent plasticity in neuromorphic hardware. Front. Neurosci. 6:90. doi:10.3389/fnins.2012.00090
16. Ranhel, J., Lima, C. V., Monteiro, J. L. R., Kogler, J. E., and Netto, M. L. (2011). "Bistable memory and binary counters in spiking neural network," in IEEE Symposium on Foundations of Computational Intelligence (FOCI) (Paris: IEEE), 66-73.
17. Rast, A. D., Galluppi, F., Jin, X., and Furber, S. B. (2010). "The leaky integrate-and-fire neuron: a platform for synaptic model exploration on the spinnaker chip," in Neural Networks (IJCNN), The 2010 International Joint Conference (Barcelona: IEEE), 1-8.
18. Seo, J., Brezzo, B., Liu, Y., Parker, B. D., Esser, S. K., Montoye, R. K., et al. (2011). "A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons," in IEEE Custom Integrated Circuits Conference (CICC) (San Jose: IEEE), 1-4.
19. Serrano-Gotarredona, R., Oster, M., Lichtsteiner, P., Linares-Barranco, A., Paz-Vicente, R., Gomez-Rodriguez, F., et al. (2009). CAVIAR: a 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking. IEEE Trans. Neural Netw. 20, 1417-1438.
20. Stanford, L. R. (1987). Conduction velocity variations minimize conduction time differences among retinal ganglion cell axons. Science 238, 358-360.
21. Stevens, B., Tanner, S., and Fields, R. D. (1998). Control of myelination by specific patterns of neural impulses. J. Neurosci. 18, 9303-9311.
22. Swadlow, H. A. (1994). Efferent neurons and suspected interneurons in motor cortex of the awake rabbit: axonal properties, sensory receptive fields, and subthreshold synaptic inputs. J. Neurophysiol. 71, 437-453.
23. Swadlow, H. A. (1985). Physiological properties of individual cerebral axons studied in vivo for as long as one year. J. Neurophysiol. 54, 1346-1362.
24. Wang, R., Tapson, J., Hamilton, T. J., and van Schaik, A. (2011). "An analogue VLSI implementation of polychronous spiking neural networks," in Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing (Adelaide: IEEE), 97-102.
25. Wang, R., Tapson, J., Hamilton, T. J., and van Schaik, A. (2012). "An aVLSI programmable axonal delay circuit with spike timing dependent delay adaptation," in IEEE International Symposium on Circuits and Systems (Seoul: IEEE), 2413-2416.