A VLSI Recurrent Network of Integrate-and-Fire Neurons Connected by Plastic Synapses With Long-Term Memory

IEEE Transactions on Neural Networks

Volumn 14, Issue 5, 2003, Pages 1297-1307

  Chicca, Elisabetta ^a   Badoni, Davide ^b   Dante, Vittorio ^c   D'Andreagiovanni, Massimo ^c   Salina, Gaetano ^b   Carota, Luciana ^d   Fusi, Stefane ^e   Del Giudice, Paolo ^c  

^a ETH ZURICH   (Switzerland)

^b INFN SEZIONE DI ROMA TOR VERGATA   (Italy)

^c ISTITUTO SUPERIORE DI SANITÀ   (Italy)

^d UNIVERSITY OF L'AQUILA   (Italy)

^e UNIVERSITY OF BERN   (Switzerland)

Author keywords

Integrate and fire neurons; Learning systems; Neuromorphic aVLSI; Synaptic plasticity

Indexed keywords

CMOS INTEGRATED CIRCUITS; GATES (TRANSISTOR); MICROPROCESSOR CHIPS; PLASTICITY; PROBABILITY; RANDOM PROCESSES; RECURRENT NEURAL NETWORKS;

LONG-TERM MEMORY; PLASTIC SYNAPSES;

VLSI CIRCUITS;

EID: 0242611588     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2003.816367     Document Type: Article

References (18)

1. S. Fusi, M. Annunziato, D. Badoni, A. Salamon, and D. J. Amit, "Spike-driven synaptic plasticity: Theory, simulation, VLSI implementation," Neural Comput., vol. 12, pp. 2227-58, 2000.
2. S. Fusi. P. Del Giudice, and D. J. Amit, "Neurophysiology of a VLSI spiking neural network: Lann21," in Proc. IEEE-INNS-ENNS Int. Joint Conf. Neural Networks, vol. III, 2000, pp. 121-6.
3. E. Chicca and S. Fusi, "Stochastic synaptic plasticity in deterministic aVLSI networks of spiking neurons," in Proc. World Congr. Neuroin-formatics, F. Rattay, Ed., Vienna, Austria, 2001, pp. 468-77.
4. P. Diorio, C. a. Hasler, B. A. Minch, and C. Mead, "Floating-gate mos synapse transistors," in Neuromorphic Systems Engineering: Neural Networks in Silicon, T. S. Lande, Ed. Boston, MA: Kluwer, pp. 315-37.
5. C. Diorio, D. Hsu, and M. Figueroa, "Adaptive cmos: From biological inspiration to system-on-a-chip," Proc. IEEE, vol. 90, pp. 345-57, Mar. 2002.
6. D. J. Amit, Modeling Brain Function. Cambridge, U.K.: Cambridge Univ. Press, 1989.
7. D. J. Amit and S. Fusi, "Dynamic learning in neural networks with material synapses," Neural Comput., vol. 6, p. 957, 1994.
8. S. Fusi, "Hebbian spike-driven synaptic plasticity for learning patterns of mean firing rates," Biol. Cybern., vol. 87, pp. 459-470, 2002.
9. C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
10. S. Fusi and M. Mattia, "Collective behavior of networks with linear (VLSI) integrate and fire neurons," Neural Comput., vol. 11, pp. 633-52, 1999.
11. M. D'Andreagiovanni, V. Dante, P. Del Giudice, M. Mattia, and G. Salina, "Emergent asynchronous, irregular firing in a deterministic analog vlsi recurrent network," in Proc. World Congr. Neuminformatics, F. Rattay, Ed., Vienna, Austria, 2001, pp. 478-86.
12. P. Horowitz and W. Hill, The Art of Electronics. Cambridge, U.K.: Cambridge Univ. Press, 1989.
13. J. Alspector, J. W. Gannett, S. Haber, M. B. Parker, and R. Chu, "A VLSI-efficient technique for generating multiple uncorrelated noise sources and its application to stochastic neural networks," IEEE Trans. Circuits Syst., vol. 38, pp. 109-23, Jan. 1991.
14. G. Indiveri and R. Douglas, "ROBOTIC VISION: Neuromorphic vision sensor," Science, vol. 288, pp. 1189-1190, 2000.
15. E. Chicca, "A VLSI neuromorphic device with 128 neurons and 3000 synapses: Area optimization and project," Master's thesis (in Italian), Univ. Rome "La Sapienza", Rome, Italy, 1999.
16. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," IEEE Trans. Neural Networks, vol. 4, pp. 523-528, 1993.
17. K. A. Boahen, "Communicating neuronal ensembles between neuromorphic chips," in Neuromorphic Systems Engineering, T. S. Lande, Ed. Norwell, MA: Kluwer, 1998, pp. 229-259.
18. V. Dante and P. Del Giudice, "The PCI-AER interface board," in Proc. Workshop Neuromorphic Engineering, 2001, pp. 99-103.