A Neuromorphic Event-Based Neural Recording System for Smart Brain-Machine-Interfaces

IEEE Transactions on Biomedical Circuits and Systems

Volumn 9, Issue 5, 2015, Pages 699-709

  Corradi, Federico ^a   Indiveri, Giacomo ^a  

^a UNIVERSITY OF ZURICH   (Switzerland)

Author keywords

Neural recordings; neuromorphic system; very large scale integration (VLSI)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; ASYNCHRONOUS SEQUENTIAL LOGIC; BIOMEDICAL SIGNAL PROCESSING; COMPUTATION THEORY; DATA HANDLING; DELTA MODULATION; LOW NOISE AMPLIFIERS; MODULATORS; NEURAL NETWORKS; NEUROPHYSIOLOGY; PATTERN RECOGNITION; PATTERN RECOGNITION SYSTEMS; RECORDING INSTRUMENTS; RECURRENT NEURAL NETWORKS; SIGNAL PROCESSING; SPEED CONTROL;

ANALOG TO DIGITAL CONVERTERS; APPLICATION EXAMPLES; BRAIN MACHINE INTERFACE; EVENT BASED COMMUNICATION; LARGE AMOUNTS OF DATA; NEURAL COMPUTATIONS; NEURAL RECORDING SYSTEMS; NEURAL-PROCESSING;

BANDPASS FILTERS;

AMPLIFIER; ANIMAL; AUDITORY STIMULATION; BIOMEDICAL ENGINEERING; BIRD; BRAIN; BRAIN COMPUTER INTERFACE; DEVICES; EQUIPMENT DESIGN; NERVE CELL; NEUROSCIENCE; PHYSIOLOGY; SIGNAL PROCESSING;

ACOUSTIC STIMULATION; AMPLIFIERS, ELECTRONIC; ANIMALS; BIOMEDICAL ENGINEERING; BIRDS; BRAIN; BRAIN-COMPUTER INTERFACES; EQUIPMENT DESIGN; NEURONS; NEUROSCIENCES; SIGNAL PROCESSING, COMPUTER-ASSISTED;

EID: 84959483840     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2015.2479256     Document Type: Article

References (41)

1. T. Borghi et al., "An integrated low-noise multichannel system for neural signals amplification," in Proc. 33rd Eur. Solid State Circuits Conf., Sep. 2007, pp. 456-459.
2. R. Harrison, "The design of integrated circuits to observe brain activity," Proc. IEEE, vol. 96, no. 7, pp. 1203-1216, 2008.
3. S. Mandal and R. Sarpeshkar, "A bidirectional wireless link for neural prostheses that minimizes implanted power consumption," in Proc. Biomed. Circuits and Systems Conf., Nov. 2007, pp. 45-48.
4. C. Charles, "Wireless data links for BIOMEDICAL implants: Current research and future directions," in Proc. Biomed. Circuits and Systems Conf., Nov. 2007, pp. 13-16.
5. A. Nurmikko et al., "Listening to brain microcircuits for interfacing with externalworld, progress in wireless implantable microelectronic neuroengineering devices," Proc. IEEE, vol. 98, no. 3, pp. 375-388, 2010.
6. B. K. D. Wise et al., "Microelectrodes, microelectronics, and implantable neural microsystems," Proc. IEEE, vol. 96, no. 7, pp. 1184-1202, 2008.
7. J. Aziz et al., "256-channel neural recording and delta compression microsystem with 3d electrodes," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 995-1005, Mar. 2009.
8. W. Wattanapanitch and R. Sarpeshkar, "A low-power 32-channel digitally programmable neural recording integrated circuit," IEEE Trans. Biomed. Circuits Syst., vol. 5, no. 6, pp. 592-602, Dec. 2011.
9. I. Stevenson and K. Kording, "Dynamic causal models of neural system dynamics: Current state and future extensions," Nature Neurosci., vol. 14, no. 2, pp. 139-142, 2011.
10. C. Lopez et al., "An implantable 455-active-electrode 52-channel CMOS neural probe," IEEE J. Solid-State Circuits, vol. 49, no. 1, pp. 248-261, Jan. 2014.
11. J. Zhang et al., "A closed-loop compressive-sensing-based neural recording system," J. Neural Eng., vol. 12, no. 3, p. 036005, 2015.
12. S. Deiss, R. Douglas, and A. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems," in Pulsed Neural Netw., W. Maass and C. Bishop, Eds. Cambridge, MA, USA: MIT Press, 1998, ch. 6, pp. 157-78.
13. S.-C. Liu and T. Delbruck, "Neuromorphic sensory systems," Current Opin. Neurobiol., vol. 20, no. 3, pp. 288-295, 2010.
14. G. Indiveri et al., "Neuromorphic silicon neuron circuits," Frontiers Neurosci., vol. 5, pp. 1-23, 2011.
15. E. Chicca et al., "Neuromorphic electronic circuits for building autonomous cognitive systems," Proc. IEEE, vol. 102, no. 9, pp. 1367-1388, Sep. 2014.
16. E. Neftci et al., "Synthesizing cognition in neuromorphic electronic systems," Proc. Nat. Acad. Sci., vol. 110, no. 37, pp. E3468-E3476, 2013.
17. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958-965, Jun. 2003.
18. W. Tang et al., "Continuous time level crossing sampling ADC for bio-potential recording systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 6, p. 1407, 2013.
19. P. Lichtsteiner, C. Posch, and T. Delbruck, "A 128 128 120 dB 15 latency asynchronous temporal contrast vision sensor," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 566-576, Feb. 2008.
20. T. Horiuchi et al., "A low-power CMOS neural amplifier with amplitude measurements for spike sorting," in Proc. Int. Symp. Circuits and Systems, May 2004, vol. 4, pp. 29-32.
21. T. Horiuchi et al., "Spike discrimination using amplitude measurements with a low-power CMOS neural amplifier," in Proc. IEEE Int. Symp. Circuits and Systems, 2007, pp. 3123-3126.
22. S.-C. Liu et al., Analog VLSI:Circuits and Principles. Cambridge, MA, USA: MIT Press, 2002.
23. N. Qiao et al., "A re-configurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128 k synapses," Frontiers Neurosci., vol. 9, no. 141, 2015.
24. H. Mostafa et al., "Automated synthesis of asynchronous event-based interfaces for neuromorphic systems," in Proc. Eur. Conf. Circuit Theory and Design, 2013, pp. 1-4.
25. D. Barsakcioglu et al., "An analogue front-end model for developing neural spike sorting systems," IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 2, pp. 216-227, 2014.
26. J. Brader, W. Senn, and S. Fusi, "Learning real world stimuli in a neural network with spike-driven synaptic dynamics," Neural Computat., vol. 19, pp. 2881-2912, 2007.
27. S. Mitra, S. Fusi, and G. Indiveri, "Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI," IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 1, pp. 32-42, Feb. 2009.
28. H. Mostafa et al., "A hybrid analog/digital spike-timing dependent plasticity learning circuit for neuromorphic VLSI multi-neuron architectures," in Proc. Int. Symp. Circuits and Systems, 2014, pp. 854-857.
29. F. Stefanini et al., "Pyncs: A microkernel for high-level definition and configuration of neuromorphic electronic systems," Frontiers Neuroinf., vol. 8, no. 73, 2014.
30. H. Jaeger and H. Haas, "Harnessing nonlinearity: Predicting chaotic systems and saving energy in wireless communication," Science, vol. 304, no. 5667, pp. 78-80, 2004.
31. D. Han et al., "A 0.45 v 100-channel neural-recording IC with sub-/channel consumption in 0.18 CMOS," IEEE Trans. Biomed. Circuits Syst., vol. 7, no. 6, pp. 735-746, 2013.
32. P. Kmon and P. Grybos, "Energy efficient low-noise multichannel neural amplifier in submicron CMOS process," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 7, pp. 1764-1775, Jul. 2013.
33. Y. Chen et al., "A digitally assisted, signal folding neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 4, pp. 528-542, 2014.
34. W. Maass, T. Natschläger, and H. Markram, "Real-time computing without stable states: A new framework for neural computation based on perturbations," Neural Comput., vol. 14, no. 11, pp. 2531-2560, 2002.
35. S. Sheik et al., "Spatio-temporal spike pattern classification in neuromorphic systems," in Biomimetic and Biohybrid Systems. New York, NY, USA: Springer, 2013, pp. 262-273.
36. M. Giulioni et al., "Classification of correlated patterns with a configurable analog VLSI neural network of spiking neurons and self-regulating plastic synapses," Neural Comput., vol. 21, no. 11, pp. 3106-3129, 2009.
37. M. Giulioni et al., "Real time unsupervised learning of visual stimuli in neuromorphic VLSI systems," Scientific Rep., 2015, to be published.
38. L. Breiman, "Bagging predictors," Mach. Learn., vol. 24, pp. 123-140, 1996.
39. M. Skurichina and R. P. Duin, "Bagging, boosting and the random subspace method for linear classifiers," Pattern Anal. Appl., vol. 5, no. 2, pp. 121-135, 2002.
40. G. Indiveri and S.-C. Liu, "Memory and information processing in neuromorphic systems," Proc. IEEE, vol. 103, no. 8, pp. 1379-1397, 2015.
41. G. Hinton, "Learning multiple layers of representation," Trends Cognit. Sci., vol. 11, no. 10, pp. 428-434, 2007.