A 240 G-ops/s mobile coprocessor for deep neural networks

IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops

Volumn , Issue , 2014, Pages 696-701

  Gokhale, Vinayak ^a   Jin, Jonghoon ^a   Dundar, Aysegul ^b   Martini, Berin ^b   Culurciello, Eugenio ^b  

^a PURDUE UNIVERSITY   (United States)

^b PURDUE UNIVERSITY   (United States)

Author keywords

Computer vision; convolutional neural networks; embedded vision system; hardware acceleration; machine learning

Indexed keywords

COMPUTATION THEORY; COMPUTER HARDWARE; COMPUTER VISION; CONVOLUTION; CONVOLUTIONAL NEURAL NETWORKS; COPROCESSOR; DEEP NEURAL NETWORKS; FUNCTIONS; GREEN COMPUTING; LEARNING SYSTEMS; LOGIC DEVICES; LOW POWER ELECTRONICS; REAL TIME SYSTEMS; SWITCHING NETWORKS;

DIRECT MEMORY ACCESS; EMBEDDED VISIONS; HARDWARE ACCELERATION; LOW-POWER CONSUMPTION; NONLINEAR FUNCTIONS; PROCESSING ELEMENTS; PROGRAMMABLE LOGIC DEVICE; REAL TIME EXECUTION;

DEEP LEARNING;

EID: 84908529622     PISSN: 21607508     EISSN: 21607516     Source Type: Conference Proceeding    
DOI: 10.1109/CVPRW.2014.106     Document Type: Conference Paper

References (16)

1. L. Camunas-Mesa, A. Acosta-Jimenez, C. Zamarrefio-Ramos, T. Serrano-Gotarredona, and B. Linares-Barranco. A 32x32 pixel convolution processor chip for address event vision sensors with 155 ns event latency and 20 meps throughput. Circuits and Systems I: Regular Papers, IEEE Transactions on, 58(4):777-790, April 2011.
2. S. Chakradhar, M. Sankaradas, V. Jakkula, and S. Cadambi. A dynamically configurable coprocessor for convolutional neural networks. In Proceedings of the 37th Annual International Symposium on Computer Architecture, ISCA '10, pages 247-257, New York, NY, USA, 2010. ACM.
3. T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam. Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '14, pages 269-284, New York, NY, USA, 2014. ACM.
4. D. C. Ciresan, U. Meier, L. M. Gambardella, and J. Schmidhuber. Deep, big, simple neural nets for handwritten digit recognition. Neural computation, 22(12):3207-3220, 2010.
5. R. Collobert, K. Kavukcuoglu, and C. Farabet. Torch7: A matlab-like environment for machine learning. In BigLearn, NIPS Workshop, 2011.
6. C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. LeCun, and E. Culurciello. Hardware accelerated convolutional neural networks for synthetic vision systems. In Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, pages 257-260, 2010.
7. C. Farabet, B. Martini, B. Corda, P. Akselrod, E. Culurciello, and Y. LeCun. Neuflow: A runtime reconfigurable dataflow processor for vision. In Computer Vision and Pattern Recognition Workshops (CVPRW), 2011 IEEE Computer Society Conference on, page 109116, 2011.
8. C. Farabet, C. Poulet, and Y. LeCun. An fpga-based stream processor for embedded real-time vision with convolutional networks. In Computer Vision Workshops (ICCV Workshops), 2009 IEEE 12th International Conference on, pages 878-885, Sept 2009.
9. H. P. Graf, S. Cadambi, I. Durdanovic, V. Jakkula, M. Sankaradass, E. Cosatto, and S. Chakradhar. A massively parallel digital learning processor. In D. Koller, D. Schuurmans, Y. Bengio, and L. Bottou, editors, Advances in Neural Information Processing Systems 21, pages 529-536, 2009.
10. J. Holi and J.-N. Hwang. Finite precision error analysis of neural network hardware implementations. Computers, IEEE Transactions on, 42(3):281-290, Mar 1993.
11. A. Krizhevsky, I. Sutskever, and G. Hinton. ImageNet classification with deep convolutional neural networks. Advances in Neural Information Processing Systems, 25, 2012.
12. G. Li, P. Li, G. Sawaya, G. Gopalakrishnan, I. Ghosh, and S. P. Rajan. Gklee: Concolic verification and test generation for gpus. In Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP '12, pages 215-224, New York, NY, USA, 2012. ACM.
13. A. Mohamed, G. Dahl, and G. Hinton. Acoustic modeling using deep belief networks. Audio, Speech, and Language Processing, IEEE Transactions on, 20(1):14-22, Jan 2012.
14. R. Nath, S. Tomov, and J. Dongarra. Accelerating gpu kernels for dense linear algebra. In J. Palma, M. Dayd, O. Marques, and J. Lopes, editors, High Performance Computing for Computational Science VECPAR 2010, volume 6449 of Lecture Notes in Computer Science, pages 83-92. Springer Berlin Heidelberg, 2011.
15. M. Sankaradas, V. Jakkula, S. Cadambi, S. Chakradhar, I. Durdanovic, E. Cosatto, and H. Graf. A massively parallel coprocessor for convolutional neural networks. In Application-specific Systems, Architectures and Processors, 2009. ASAP 2009. 20th IEEE International Conference on, pages 53-60, 2009.
16. T. Serre, L. Wolf, S. Bileschi, M. Riesenhuber, and T. Poggio. Robust object recognition with cortex-like mechanisms. Pattern Analysis and Machine Intelligence, IEEE Transactions on, 29(3):411-426, 2007.