Ultra low leakage synaptic scaling circuits for implementing homeostatic plasticity in neuromorphic architectures

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2014, Pages 2073-2076

  Rovere, Giovanni ^a,b   Ning, Qiao ^a   Bartolozzi, Chiara ^b   Indiveri, Giacomo ^a  

^a UNIVERSITY OF ZURICH   (Switzerland)

^b ISTITUTO ITALIANO DI TECNOLOGIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BANDPASS FILTERS; CMOS INTEGRATED CIRCUITS; NEURONS;

AUTOMATIC GAIN CONTROL CIRCUIT; CONTROL CIRCUITS; ENVIRONMENTAL VARIATIONS; HOMEOSTATIC MECHANISM; INTEGRATED FILTER; NEUROMORPHIC ARCHITECTURES; SCALING MECHANISM; ULTRA LOW LEAKAGES;

GAIN CONTROL;

EID: 84907411562     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2014.6865574     Document Type: Conference Paper

References (13)

1. M. Giulioni, M. Pannunzi, D. Badoni, V. Dante, and P. Del Giudice, "Classification of correlated patterns with a configurable analog VLSI neural network of spiking neurons and self-regulating plastic synapses," Neural Computation, vol. 21, no. 11, pp. 3106-3129, 2009.
2. T. Yu, J. Park, S. Joshi, C. Maier, and G. Cauwenberghs, "65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing," in Biomedical Circuits and Systems Conference, (BioCAS), 2012. IEEE, Nov. 2012, pp. 21-24.
3. K. Cameron and A. Murray, "Minimizing the effect of process mismatch in a neuromorphic system using spike-timing-dependent adaptation," Neural Networks, IEEE Transactions on, vol. 19, no. 5, pp. 899-913, May 2008.
4. J. Bill, et al., "Compensating inhomogeneities of neuromorphic VLSI devices via short-term synaptic plasticity," Frontiers in computational neuroscience, vol. 4, 2010.
5. A. Renart, P. Song, and X.-J. Wang, "Robust spatial working memory through homeostatic synaptic scaling in heterogeneous cortical networks," Neuron, vol. 38, pp. 473-485, May 2003.
6. G. Turrigiano and S. Nelson, "Homeostatic plasticity in the developing nervous system," Nature Reviews Neuroscience, vol. 5, pp. 97-107, February 2004.
7. L. Abbott and W. Gerstner, "Homeostasis and learning through spiketiming dependent plasticity," 2004.
8. S.-C. Liu and B. Minch, "Homeostasis in a silicon integrate-andfire neuron," in Advances in Neural Information Processing Systems, T. Leen, T. Dietterich, and V. Tresp, Eds., vol. 13. MIT Press, 2001.
9. C. Bartolozzi, O. Nikolayeva, and G. Indiveri, "Implementing homeostatic plasticity in VLSI networks of spiking neurons," in International Conference on Electronics, Circuits, and Systems, ICECS 2008. IEEE, 2008, pp. 682-685.
10. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Computation, vol. 19, no. 10, pp. 2581-2603, Oct 2007.
11. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deepsubmicrometer cmos circuits." Proceedings of the IEEE, vol. 91, no. 2, pp. 305-327, February 2003.
12. M. O'Halloran and R. Sarpeshkar, "An analog storage cell with 5 electron/sec leakage," in Proc. IEEE Int. Symp. Circuits Syst, 2006, pp. 557-560.
13. J. Lazzaro, S. Ryckebusch, M. Mahowald, and C. Mead, "Winner-takeall networks of O(n) complexity," in Advances in neural information processing systems, D. Touretzky, Ed., vol. 2. San Mateo-CA: Morgan Kaufmann, 1989, pp. 703-711.