A scalable custom simulation machine for the Bayesian Confidence Propagation Neural Network model of the brain

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2014, Pages 578-585

  Farahini, Nasim ^a   Hemani, Ahmed ^a   Lansner, Anders ^a   Clermidy, Fabian ^b   Svensson, Christer ^c  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b CEA LETI   (France)

^c LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

3D-STACKED DRAMS; HUMAN BRAIN; HYBRID MEMORY; LOGIC CHIPS; NEURAL NETWORK MODEL; SIMULATION MACHINE; SYNAPTIC WEIGHT; TECHNOLOGY NODES;

DYNAMIC RANDOM ACCESS STORAGE; SUPERCOMPUTERS;

COMPUTER AIDED DESIGN;

EID: 84897883326     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2014.6742953     Document Type: Conference Paper

References (23)

1. A. Lansner, A. Hoist, "A higher order Bayesian neural network with spiking units", in Int. J. of Neural Systems, vol. 7, 1996.
2. M. Lundqvist, C. Johansson, M. Rehn, O. Ekeberg, A. Lansner, "Brain-Scale Simulation of the Neocortex on the IBM Blue Gene/L Supercomputer", in IBM Journal of Research and Development, vol. 52, 2008.
3. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address events", IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. vol. 47, no. 5, 2000.
4. D. Brüderle, et al. "A comprehensive workflow for general-purpose neural modeling with highly configurable neuromorphic hardware systems", Biological cybernetics, 2011.
5. H. Markram, "The Blue Brain Project", in Nature Reviews, Vol. 7, February 2006, pp 153-160.
6. A. Lansner, A. Hemani, N. Farahini, "Spiking Brain Models: Computation, Memory and Communication Constraints for Custom Hardware Implementation", in IEEE ASP-DAC, 2014.
7. R. Preissl, T. Wong, P. Datta, M. Flickner, R. Singh, S. Esser, W. Risk, H. Simon, and D. Modha "Compass: A scalable simulator for an architecture for Cognitive Computing", in Proc. of the International Conference for High Performance Computing, Networking, Storage, and Analysis, 2012.
8. M. Richert, J. Nageswaran, N. Dutt, and J. Krichmar, "An efficient simulation environment for modeling large-scale cortical processing", Frontiers in Neuroinformatics, vol. 5, 2011.
9. A. Fidjeland, M. Shanahan, "Accelerated simulation of spiking neural networks using GPUs", on Intr Joint Conf. on Neural Networks (IJCNN), 2010.
10. Shekhar Borkar. "ExaScale Computing - Fact or a Fiction?, Slide 8", Keynote at IPDPS, May 21, 2013.
11. J. Schemmel, et al. "Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system", in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), 2012.
12. E. Painkras, L. Plana, J. Garside, S. Temple, F. Galluppi, C. Patterson, S. Furber, "SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation", in IEEE Journal of Solid-State Circuits, 2013.
13. D. Modha, R. Ananthanarayanan, S. Esser, A. Ndirango, A. Sherbondy, and R. Singh, "Cognitive Computing: Unite neuroscience, supercomputing, and nanotechnology to discover, demonstrate, and deliver the brain's core algorithms", Communications of the ACM, vol. 54, 2011.
14. C. Johansson, A. Lansner, "Towards Cortex Sized Artificial Neural Systems", in Neural Networks (Elsevier), vol. 20, 2007.
15. M. Flynn, P. Hung, K. Rudd, "Deep submicron microprocessor design issues", IEEE Micro, vol. 19, no. 4, 1999.
16. Hybrid Memory Cube Specification 1.0, Hybrid Memory Cube Consortium, 2013.
17. J. Thomas Pawlowski, "Hybrid Memory Cube (HMC)", in Hot Chips 23, Aug. 4, 2011.
18. H. Esmaeilzadeh, E. Blem, R. Amant, K. Sankaralingam, D. Burger, "Dark silicon and the end of multicore scaling", in Proc. International Symposium on Computer Architecture, 2011.
19. Linley Gwennap, "Adapteva: More Flops, Less Watts. Epiphany Offers Floating Point Accelerator for Mobile Processors", Microporcessor Report, The Linely Group, 2011.
20. B. Hoefflinger, "Chips 2020: A Guide to the Future of Nanoelectronics", Springer Publishers, 2012.
21. M. A. Shami, A. Hemani, "Address generation scheme for a coarse grain reconfigurable architecture", Application-Specific Systems, Architectures and Processors (ASAP), 2011.
22. N. Farahini, A. Hemani, K. Paul, "Distributed Runtime Computation of Constraints for Multiple Inner Loops", in Euromicro Conference on Digital System Design, 2013.
23. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale Memristor Device as Synapse in Neuromorphic Systems", Nano Lett, vol. 10, 2010.