A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory

IEEE Journal of Solid-State Circuits

Volumn 48, Issue 2, 2013, Pages 598-610

  Chun, Ki Chul ^a   Zhao, Hui ^a   Harms, Jonathan D ^a   Kim, Tae Hyoung ^b   Wang, Jian Ping ^a   Kim, Chris H ^a  

^a University of Minnesota   (United States)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Cache; macromodel; magnetic tunnel junction (MTJ); roadmap; scalability; spin torque transfer (STT); STT MRAM; variability

Indexed keywords

CACHE; MACRO MODEL; MAGNETIC TUNNEL JUNCTION; ROADMAP; SPIN TORQUE TRANSFER; STT-MRAM; VARIABILITY;

CACHE MEMORY; MONTE CARLO METHODS; MRAM DEVICES; NANOTECHNOLOGY; SCALABILITY; STATIC RANDOM ACCESS STORAGE;

MAGNETIC DEVICES;

EID: 84873322812     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2224256     Document Type: Article

References (32)

1. S. Rusu et al., "A 45 nm 8-core enterprise Xeon® processor," IEEE J. Solid-State Circuits, vol. 45, no. 1, pp. 7-14, Jan. 2010.
2. S. Rusu et al., "A 65-nm dual-core multithreaded Xeon® processor with 16-MB L3 cache," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 17-25, Jan. 2007.
3. R. J. Riedlinger et al., "A 32 nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 84-85.
4. R. Kalla, B. Sinharoy, W. J. Starke, and M. Floyd, "POWER7: IBM's next-generation server processor," IEEE Micro, vol. 30, no. 2, pp. 7-15, Mar.-Apr. 2010.
5. J. Barth et al., "A 500 MHz random cycle, 1.5 ns latency, SOI embedded DRAM macro featuring a three-transistor micro sense amplifier," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 86-95, Jan. 2008.
6. J. Barth et al., "A 45 nm SOI embedded DRAM macro for the power™ processor 32 MByte on-chip L3 cache," IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 64-75, Jan. 2011.
7. K. Zhang et al., "SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 895-901, Apr. 2005.
8. F. Hamzaoglu et al., "A 153 Mb-SRAM design with dynamic stability enhancement and leakage reduction in 45 nmhigh-kmetal-gate CMOS technology," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 376-377.
9. P. Packan et al., "High performance 32 nm logic technology featuring 2nd generation high-k metal gate transistors," in IEEE IEDM Dig. Tech. Papers, 2009, pp. 659-662.
10. M. Hosomi et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM," in IEEE IEDM Dig. Tech. Papers, 2005, pp. 459-462. (Pubitemid 46370888)
11. T. Kishi et al., "Lower-current and fast switching of a perpendicular TMR for high speed and high density spin-transfer-torque MRAM," in IEEE IEDM Dig. Tech. Papers, 2008, pp. 309-312.
12. T. Kawahara et al., "2 Mb SPRAM (SPin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 109-120, Jan. 2008.
13. R. Takemura et al., "A 32-Mb SPRAM with 2T1R memory cell, localized bi-directional write driver and '1'/'0' dual-array equalized reference scheme," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 869-879, Apr. 2010.
14. D. Halupka et al., "Negative-resistance read and write schemes for STT-MRAM in 0.13 m CMOS," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 256-257.
15. K. Tsuchida et al., "A 64 MbMRAMwith clamped-reference and adequate-reference schemes," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 258-259.
16. J. P. Kim et al., "A 45 nm 1 Mb embedded STT-MRAM with design techniques to minimize read-disturbance," in Proc. VLSI Circuits Symp., 2011, pp. 296-297.
17. K. Lee and S. H. Kang, "Development of embedded STT-MRAM for mobile system-on-chips," IEEE Trans. Magnetics, vol. 47, no. 1, pp. 131-136, Jan. 2011.
18. D. Apalkov et al., "Comparison of scaling of in-plane and perpendicular spin transfer switching technologies by micromagnetic simulation," IEEE Trans. Magnetics, vol. 46, no. 6, pp. 2240-2243, June 2010.
19. J. Hayakawa, S. Ikeda, F. Matsukura, H. Takahashi, and H. Ohno, "Dependence of giant tunnel magnetoresistance of sputtered CoFeB/MgO/CoFeBMagnetic tunnel junctions on MgO barrier thickness and annealing temperature," Jpn. J. Appl. Phys., vol. 44, pp. L587-L589, 2005. (Pubitemid 43078357)
20. A. Raychowdhury, D. Somasekhar, T. Karnik, and V. K. De, "Modeling and analysis of read (RD) disturb in 1T-1STT MTJmemory bits," in IEEE DRC Dig. Tech. Papers, 2010, pp. 43-44.
21. R. Dorrance, R. Fenbo, Y. Toriyama, A. A. Hafez, C.-K. K. Yang, and D.Markovic, "Scalability and design-space analysis of a 1T-1MTJ memory cell for STT-RAMs," IEEE Trans. Electron Devices, vol. 59, no. 4, pp. 878-887, 2012.
22. Z. Diao et al., "Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory," J. Phys.: Condensed Matter, vol. 19, no. 16, pp. 165209-1-165209-13, Apr. 2007.
23. A. Raychowdhury, D. Somasekhar, T. Karnik, and V. De, "Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances," in IEDM Dig. Tech. Papers, 2009, pp. 707-710.
24. H. Zhao et al., "Low writing energy and sub nanosecond spin torque transfer switching of in-plane magnetic tunnel junction for spin torque transfer random access memory," J. Appl. Phys., vol. 109, no. 7, pp. 07C720-1-07C720-3, Mar. 2011.
25. J. D. Harms, F. Ebrahimi, X. Yao, and J.-P. Wang, "SPICE macromodel of spin-torque-transfer-operated magnetic tunnel junctions," IEEE Trans. Electron Devices, vol. 57, no. 6, pp. 1425-1430, June 2010.
26. G. Panagopoulos, C. Augustine, and K. Roy, "A framework for simulating hybridMTJ/CMOS circuits: Atoms to system approach," Design Automation and Test Europe, pp. 1443-1446, 2012.
27. S. Lee, S. Lee, H. Shin, and D. Kim, "Advanced HSPICE macromodel for magnetic tunnel junctions," Jpn. J. Appl. Phys., vol. 44, no. 4B, pp. 2696-2700, Apr. 2005. (Pubitemid 40902636)
28. International Technology Roadmap for Semiconductors 2009 [Online]. Available: http://www.itrs.net, [Online]. Available:
29. K. Zhang et al., "A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 146-151, Jan. 2006. (Pubitemid 43145972)
30. K. Agarwal and S. Nassif, "The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 16, no. 1, pp. 86-97, Jan. 2008. (Pubitemid 350281190)
31. R. Beach et al., "A statistical study of magnetic tunnel junctions for high-density spin torque transfer-MRAM (STT-MRAM)," in IEEE IEDM Dig. Tech. Papers, 2008, pp. 306-308.
32. K.Chun, P. Jain,T.Kim, andC.H. Kim, "A667MHz logic-compatible embedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches," IEEE J. Solid-State Circuits, vol. 47, no. 2, Feb. 2012.