Cryptoraptor: High throughput reconfigurable cryptographic processor

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2015-January, Issue January, 2015, Pages 154-161

  Sayilar, Gokhan ^a   Chiou, Derek ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; CRYPTOGRAPHY;

ASIC DESIGN; CRYPTOGRAPHIC ALGORITHMS; CRYPTOGRAPHIC PROCESSORS; HIGH THROUGHPUT; LOW POWER; RECONFIGURABLE; SPECIFIC PROCESSOR; SYMMETRIC KEY CRYPTOGRAPHY;

HARDWARE SECURITY;

EID: 84936887420     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2014.7001346     Document Type: Conference Paper

References (79)

1. Data Encryption Standard (DES). FIPS PUB 46, pages 46-2, 1977.
2. C. Adams. RFC2144: The CAST-128 Encryption Algorithm. Network Working Group, 1997.
3. K. Akdemir, M. Dixon, W. Feghali, P. Fay, V. Gopal, J. Guilford, E. Ozturc, G. Worlich, and R. Zohar. Breakthrough AES performance with Intel AES new instructions. White paper, June, 2010.
4. L. Ali, I. Aris, F. S. Hossain, and N. Roy. Design of an ultra high speed AES processor for next generation IT security. Comput. Electr. Eng., 37(6), 2011. 1160-1170.
5. Amphion Semiconductor. CS5210-40 high performance AES encryption cores. Amphion Semiconductor.
6. K. Aoki, T. Ichikawa, M. Kanda, M. Matsui, S. Moriai, J. Nakajima, and T. Tokita. Specification of Camellia-A 128-bit block cipher. 2000.
7. G. Bertoni, L. Breveglieri, F. Roberto, and F. Regazzoni. Speeding up AES by extending a 32 bit processor instruction set. In ASAP06, 2006. 275-282.
8. A. Biryukov and J. Grossschadl. Cryptanalysis of the full AES using GPU-like special-purpose hardware. Fundam. Inf., 114(3-4), 2012. 221-237.
9. J. W. Bos, D. A. Osvik, and D. Stefan. Fast implementations of AES on various platforms. SPEED-CC09, page 501, 2009.
10. J. D. Brown. The IBM Power Edge of NetworkTM Processor. IBM Corporation.
11. R. Buchty, N. Heintze, and D. Oliva. Cryptonite-A programmable crypto processor architecture for high-bandwidth applications. In ARCS04, 2004. 184-198.
12. J. Burke, J. McDonald, and T. Austin. Architectural support for fast symmetrickey cryptography. In ASPLOS00, 2000. 178-189.
13. R. Chaves, G. Kuzmanov, L. Sousa, and S. Vassiliadis. Cost-efficient SHA hardware accelerators. IEEE Transactions on VLSI Systems, 16, 2008. 999-1008.
14. D. Chen, G. Shou, Y. Hu, and Z. Guo. Efficient architecture and implementations of AES. In ICACTE10, volume 6, 2010. 295-298.
15. D. Eastlake and P. Jones. US Secure Hash Algorithm 1 (SHA1). RFC 3174, September, 2001.
16. A. Elbirt. Fast and efficient implementation of AES via instruction set extensions. In AINAW07, 2007. 396-403.
17. A. Elbirt and C. Paar. An instruction-level distributed processor for symmetrickey cryptography. Parallel and Distributed Systems, IEEE Transactions on, 16(5):468-480, 2005.
18. EnSilica. eSi-8110 product brief. EnSilica.
19. C.-P. Fan and J.-K. Hwang. Implementations of high throughput sequential and fully pipelined AES processors on FPGA. In ISPACS07, 2007. 353-356.
20. FIPS NIST. 180-2: Secure Hash Standard (SHS). Technical report, Technical report, (NIST), 2001.
21. A. Fiskiran and R. Lee. On-chip lookup tables for fast symmetric-key encryption. In ASAP05, 2005. 356-363.
22. D. Fronte, A. Perez, and E. Payrat. Celator: A multi-Algorithm cryptographic co-processor. In ReConFig08, pages 438-443, 2008.
23. M. Galanis, P. Kitsos, G. Kostopoulos, N. Sklavos, O. Koufopavlou, and C. Goutis. Comparison of the hardware architectures and FPGA implementations of stream ciphers. In ICECS04, 2004. 571-574.
24. R. Golla and P. Jordan. T4: a highly threaded server-on-A-chip with native support for heterogeneous computing, August, 2011. Slides of a talk given at Hot Chips: A Symposium on High Performance Chips.
25. T. Good and M. Benaissa. AES on FPGA from the fastest to the smallest. In CHES05, volume 3659, 2005. 427-440.
26. T. Good and M. Benaissa. Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment). Information Security, IET, 1(1), 2007. 1-10.
27. P. Grabher, J. Grossschadl, and D. Page. Light-weight instruction set extensions for bit-sliced cryptography. In CHES08, 2008. 331-345.
28. M. Grand, L. Bossuet, G. Gogniat, B. Le Gal, J.-P. Delahaye, and D. Dallet. A reconfigurable multi-core cryptoprocessor for multi-channel communication systems. In IPDPSW11, pages 204-211, 2011.
29. S. Gupta, S. Feng, A. Ansari, S. Mahlke, and D. August. Bundled execution of recurring traces for energy-efficient general purpose processing. In MICRO-44, 2011.
30. W. Haixin, B. Guoqiang, and C. Hongyi. Zodiac: System architecture implementation for a high-performance network security processor. In ASAP08, pages 91-96, 2008.
31. A. Hodjat and I. Verbauwhede. Speed-Area trade-off for 10 to 100 Gbits/s throughput AES processor. In ASILOMAR03, volume 2, 2003. 2147-2150.
32. A. Hodjat and I. Verbauwhede. A 21.54 Gbits/s fully pipelined AES processor on FPGA. In FCCM04, 2004. 308-309.
33. F. Hossain, M. Ali, and M. Al Abedin Syed. A very low power and high throughput AES processor. In ICCIT11, 2011. 339-343.
34. IBM Corporation. IBM 4765 PCIe Cryptographic Coprocessor. IBM.
35. IP cores, Inc. AES-GCM MACsec (IEEE 802.1AE) and FC-SP Cores GCM1/GCM2/GCM3, 2013.
36. K. Iwai, N. Nishikawa, and T. Kurokawa. Acceleration of AES encryption on CUDA GPU. International Journal of Networking and Computing, 2(1), 2012.
37. N. Iyer, P. Anandmohan, D. Poornaiah, and V. D. Kulkarni. High throughput, low cost, fully pipelined architecture for AES crypto chip. In Annual IEEE India Conference, 2006. 1-6.
38. K. U. Jarvinen, M. T. Tommiska, and J. O. Skytta. A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In FPGA03, 2003. 207-215.
39. C. Jenkins, M. Schulte, and J. Glossner. Instruction set extensions for the advanced encryption standard on a multithreaded software defined radio platform. IJHPSA10, 2(3/4), 2010. 203-214.
40. X. Lai. On the design and security of block ciphers. ETH SERIES in Information Processing. Hartung Gorre Verlag, v.1 edition, 1992.
41. I. Lebedev, S. Cheng, A. Doupnik, J. Martin, C. Fletcher, D. Burke, M. Lin, and J. Wawrzynek. MARC: a many-core approach to reconfigurable computing. In ReConFig10, 2010. 7-12.
42. J. Lee, J. Park, S. Lee, and J. Kim. The SEED encryption algorithm. SEED, 2005.
43. R. Lee, Z. Shi, and X. Yang. Efficient permutation instructions for fast software cryptography. Micro, IEEE, 21, 2001. 56-69.
44. R. B. Lee and Y.-Y. Chen. Processor accelerator for AES. In SASP10, 2010. 16-21.
45. B. Liu and B. M. Baas. Parallel AES encryption engines for many-core processor arrays. IEEE Transactions on Computers, 62(3), 2013. 536-547.
46. S. Mathew, F. Sheikh, M. E. Kounavis, S. Gueron, A. Agarwal, S. Hsu, H. Kaul, M. Anders, and R. Krishnamurthy. 53 gbps native gf(2 4) 2 composite-field aes-encrypt/decrypt accelerator for content-protection in 45nm high-performance microprocessors. Journal of Solid-State Circuits, 46(4), 2011. 767-776.
47. M. Matsui. New block encryption algorithm MISTY. Fast Software Encryption, 1267, 1997. 54-68.
48. M. McLoone and J. McCanny. High-performance FPGA implementation of DES using a novel method for implementing the key schedule. IEEE Proceedings of Circuits, Devices and Systems, 150, 2003. 373-378.
49. Mercora Technologies. AES ultra fast IP core for Xilinx FPGAs . Mercora Technologies.
50. S. Morioka and A. Satoh. A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecture. In ICCD02, 2002. 98-103.
51. N. Muralimanohar, R. Balasubramonian, and N. Jouppi. Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In MICRO07, 2007. 3-14.
52. National Institute of Standards and Technology (NIST). Advanced encryption standard (AES). FIPS Publication, 197, 2001.
53. N. Nishikawa, K. Iwai, and T. Kurokawa. High-performance symmetric block ciphers on multicore CPU and GPUs. IJNC12, 2(2), 2012. 251-268.
54. W. Nunan Zola and L. De Bona. Parallel speculative encryption of multiple AES contexts on GPUs. In Innovative Parallel Computing, 2012. 1-9.
55. J. Pieprzyk and L. Tombak. Soviet encryption algorithm. Preprint, pages 94-10, 1993.
56. T. Pionteck, T. Staake, T. Stiefmeier, L. Kabulepa, and M. Glesner. Design of a reconfigurable AES encryption/decryption engine for mobile terminals. In ISCAS04, volume 2, pages 545-556, 2004.
57. S. Qu, G. Shou, Y. Hu, Z. Guo, and Z. Qian. High throughput, pipelined implementation of AES on FPGA. In IEEC09, 2009. 542-545.
58. R. Rivest. RFC 1321: The MD5 message-digest algorithm, April 1992. Status: INFORMATIONAl.
59. R. Rivest. The MD4 Message-Digest Algorithm, RFC 1320. 1992.
60. R. L. Rivest. The RC5 encryption algorithm. In Fast Software Encryption, pages 86-96. Springer, 1995.
61. M. R. M. Rizk and M. Morsy. Optimized area and optimized speed hardware implementations of AES on FPGA. In IDT07, 2007. 207-217.
62. D. Sagar and G. Leelavathi. Design and implementation of extended version of AES algorithm with DSP units. In IJEAT13, volume 2-6, 2013. 360-364.
63. P. Saravanan, N. R. Devi, G. Swathi, and D. P. Kalpana. A high-Throughput ASIC implementation of configurable advanced encryption standard (AES) processor. IJCA Special Issue on Network Security and Cryptography, NSC(3), 2011. 1-6.
64. B. Schneier. Description of a new variable-length key, 64-bit block cipher (blowfish). In Fast Software Encryption, pages 191-204. Springer, 1994.
65. B. Schneier, J. Kelsey, D. Whiting, D. Wagner, C. Hall, and N. Ferguson. Twofish: A 128-bit block cipher. NIST AES Proposal, 15, 1998.
66. Z. Shi and R. Lee. Bit permutation instructions for accelerating software cryptography. In ASAP00, 2000. 138-148.
67. M. I. Soliman and G. Y. Abozaid. FastCrypto: parallel AES pipeline extension for general-purpose processors. Neural, Parallel Sci. Comput., 18(1). 47-58.
68. J. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W. Davis, P. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, and R. Jenkal. FreePDK: an open-source variation-Aware design kit. In MSE07, 2007. 173-174.
69. E. Swankoski and V. Narayanan. Dynamic high-performance multi-mode architectures for AES encryption. In MAPLD05, 2005. 1-9.
70. E. J. Swankoski, R. Brooks, V. Narayanan, M. Kandemir, and M. Irwin. A parallel architecture for secure FPGA symmetric encryption. In IPDPS04, 2004. 132-.
71. D. Theodoropoulos, A. Siskos, and D. Pnevmatikatos. Ccproc: A custom vliw cryptography co-processor for symmetric-key ciphers. In Reconfigurable Computing: Architectures, Tools and Applications, pages 318-323. Springer, 2009.
72. VIA Technologies, Inc. VIA C7 processor, 2013.
73. Y. Wang and Y. Ha. FPGA-based 40.9-Gbits/s masked AES with area optimization for storage area network. IEEE Transactions on Circuits and Systems II: Express Briefs, 60(1), 2013. 36-40.
74. R. Wash. Lecture notes on stream ciphers and RC4. Reserve University, pages 1-19, 2001.
75. D. Whiting, B. Schneier, S. Lucks, and F. Muller. Fast encryption and authentication in a single cryptographic primitive. ECRYPT, 27(200):5, 2005.
76. L. Wu, C. Weaver, and T. Austin. CryptoManiac: a fast flexible architecture for secure communication. In ISCA01, 2001. 110-119.
77. P. Yalla and J. Kaps. Compact FPGA implementation of Camellia. In FPL09, 2009. 658-661.
78. S.-M. Yoo, D. Kotturi, W. D. Pan, and J. Blizzard. An AES crypto chip using a high-speed parallel pipelined architecture. Microprocessors and Microsystems, 29, 2005. 317-326.
79. X. Zhang and K. Parhi. High-speed VLSI architectures for the AES algorithm. IEEE Transactions on VLSI Systems, 12(9), 2004. 957-967.