A reconfigurable Multi-Core Cryptoprocessor for multi-channel communication systems

IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum

Volumn , Issue , 2011, Pages 204-211

  Grand, Michael ^a   Bossuet, Lilian ^b   Gogniat, Guy ^c   Le Gal, Bertrand ^a   Delahaye, Jean Philippe ^d   Dallet, Dominique ^a  

^a UNIVERSITÉ DE BORDEAUX   (France)

^b UNIVERSITÉ DE LYON   (France)

^c LAB STICC   (France)

^d DGA   (France)

Author keywords

Crypto processor; Multi Core; Software defined radio

Indexed keywords

CIPHER MODES; CRYPTO-PROCESSOR; HIGH THROUGHPUT; MAXIMUM THROUGH-PUT; MULTI CORE; MULTI-CHANNEL; MULTI-STANDARD; MULTI-STANDARD RADIO; MULTICHANNEL COMMUNICATION; RE-CONFIGURABLE; SOFTWARE DEFINED RADIO; XILINX FPGA;

COMMUNICATION SYSTEMS; DISTRIBUTED PARAMETER NETWORKS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MICROPROCESSOR CHIPS; RADIO; THROUGHPUT;

PARALLEL PROCESSING SYSTEMS;

EID: 83455228792     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2011.143     Document Type: Conference Paper

References (17)

1. S. Lemsitzer, J. Wolkerstorfer, N. Felber, and M. Braendli, "Multi-gigabit gcm-aes architecture optimized for fpgas," in CHES '07: Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems. Berlin, Heidelberg: Springer-Verlag, 2007, pp. 227-238.
2. A. Hodjat and I. Verbauwhede, "Area-throughput trade-offs for fully pipelined 30 to 70 gbits/s aes processors," IEEE Transactions on Computers, vol. 55, pp. 366-372, 2006.
3. P. Chodowiec and K. Gaj, "Very compact fpga implementation of aes algorithm," in CHES 2003. Berlin Heidelberg: Springer-Verlag, 2003, pp. 319-333.
4. Special Publication 800-38A, NIST Std., 2001. [Online]. Available: http://csrc.nist.gov/
5. A. Satoh, Takeshi, and T. Aoki, "High-speed pipelined hardware architecture for galois counter mode," in Information Security, ser. Lecture Notes in Computer Science, S. B. Heidelberg, Ed., vol. 4779/2007, 2007, pp. 118-129.
6. S. Wang, "An architecture for the aes-gcm security standard," Master's thesis, University of Waterloo, 2006.
7. Special Publication 800-38C, NIST Std., 2004. [Online]. Available: http://csrc.nist.gov/
8. A. Aziz and N. Ikram, "An fpga-based aes-ccm crypto core for ieee 802.11i architecture," I. J. Network Security, vol. 5, no. 2, pp. 224-232, 2007.
9. K. Vu and D. Zier, "Fpga implementation aes for ccm mode encryption using xilinx spartan-ii," Oregon State University, Tech. Rep., 2007.
10. E. López-Trejo, F. Rodríguez-Henríquez, and A. Díaz-Pérez, "An fpga implementation of ccm mode using aes," in ICISC, 2005, pp. 322-334.
11. D. Fronte, A. Perez, and E. Payrat, "Celator: A multi-algorithm cryptographic co-processor," in Proc. International Conference on Reconfigurable Computing and FPGAs ReConFig '08, Dec. 3-5, 2008, pp. 438-443.
12. R. Buchty, N. Heintze, and D. Oliva, "Cryptonite - a programmable crypto processor architecture for high-bandwidth applications," in Organic and Pervasive Computing - ARCS 2004, ser. Lecture Notes in Computer Science, S. B. Heidelberg, Ed., vol. 2981/2004, 2004, pp. 184-198.
13. L. Wu, C. Weaver, and T. Austin, "Cryptomaniac: a fast flexible architecture for secure communication," in ISCA '01: Proceedings of the 28th annual international symposium on Computer architecture. New York, NY, USA: ACM, 2001, pp. 110-119.
14. M. Grand, L. Bossuet, G. Gogniat, B. L. Gal, and D. Dallet, "A reconfigurable crypto sub system for the software communication architecture," in Proceedings MILCOM2009, 2009.
15. Security Supplement to the Software Communications Architecture Specification, April 30, 2004, JTRS Std. 2.2.1, April 2004. [Online]. Available: http://sca.jpeojtrs.mil/
16. X. K. Chapman). Picoblaze user resources. [Online]. Available: http://www.xilinx.com
17. FIPS-197, NIST Std., 2001. [Online]. Available: http://csrc.nist.gov/