Processor accelerator for AES

Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors, SASP'10

Volumn , Issue , 2010, Pages 16-21

  Lee, Ruby B ^a   Chen, Yu Yuan ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AES ENCRYPTION; ENCRYPTION KEY; GENERAL-PURPOSE MICROPROCESSORS; INSTRUCTION SET ARCHITECTURE; LOOKUP OPERATIONS; PARALLEL TABLE LOOKUPS; SIDE CHANNEL ATTACK; SOFTWARE IMPLEMENTATION; SPECIFIC INSTRUCTION;

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; TABLE LOOKUP;

CRYPTOGRAPHY;

EID: 77955745096     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SASP.2010.5521153     Document Type: Conference Paper

References (22)

1. A. M. Fiskiran and R. B. Lee, "On-Chip Lookup Tables for Fast Symmetric-Key Encryption," in Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, 2005, pp. 356-363.
2. S. Gueron, "White Paper: Advanced Encryption Standard (AES) Instruction Set," July 2008, Intel Mobility Group, Israel Development Center.
3. S. Tillich and J. Großschädl, "Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors," in Cryptographic Hardware and Embedded Systems - CHES, 2006, pp. 270-284.
4. D. J. Bernstein and P. Schwabe, "New AES Software Speed Records," Cryptology ePrint Archive, Report 2008/381, 2008.
5. A. Polyakov, "IA-64 ISA artwork version 1.2," http://www.openssl.org/.
6. NIST, "FIPS-197: Advanced Encryption Standard," November 2001.
7. J. Daemen and V. Rijmen, "The Design of Rijndael," 2002.
8. The OpenSSL Project, http://www.openssl.org/.
9. C. Percival, "Cache Missing for Fun and Profit," 2005, http://www.daemonology.net/hyperthreading-considered-harmful/.
10. O. Aciiçmez, W. Schindler, and Çetin K. Koç, "Cache Based Remote Timing Attack on the AES," in CT-RSA, The Cryptographers Track at the RSA Conference, 2007, pp. 271-286.
11. J. Bonneau and I. Mironov, "Cache-Collision Timing Attacks Against AES," in Cryptographic Hardware and Embedded Systems - CHES, 2006, pp. 201-215.
12. Z. Wang and R. B. Lee, "New Cache Designs for Thwarting Software Cache-based Side Channel Attacks," in Proceedings of the 34th annual International Symposium on Computer Architecture, 2007, pp. 494-505.
13. "Intel 64 and IA-32 Architectures Software Developers Manual Volume 2b: Instruction Set Reference," 2006.
14. IBM, "Power ISA Version 2.04," April 2007, http://www.power. org/resources/downloads/PowerISA 203.Public.pdf.
15. H. Labs, "CACTI 5.3," http://quid.hpl.hp.com:9081/cacti/index. y?new.
16. E. Käsper and P. Schwabe, "Faster and Timing-Attack Resistant AESGCM," in Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems, 2009, pp. 1-17.
17. D. Oliva, R. Buchty, and N. Heintze, "AES and the Cryptonite Crypto Processor," in Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, 2003, pp. 198-209.
18. A. Hodjat, D. D. Hwang, B. Lai, K. Tiri, and I. Verbauwhede, "A 3.84 gbits/s AES crypto coprocessor with modes of operation in a 0.18- μm CMOS technology," in Proceedings of the 15th ACM Great Lakes symposium on VLSI, 2005, pp. 60-63.
19. F.-X. Standaert, G. Rouvroy, J.-J. Quisquater, and J.-D. Legat, "Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs," in Cryptographic Hardware and Embedded Systems - CHES, 2003, pp. 334-350.
20. X. Zhang and K. Parhi, "An efficient 21.56 Gbps AES implementation on FPGA," in Signals, Systems and Computers. Conference Record of the Thirty-Eighth Asilomar Conference on, Nov. 2004, pp. 465-470.
21. O. Harrison and J. Waldron, "Practical symmetric key cryptography on modern graphics hardware," in Proceedings of the 17th conference on Security symposium, 2008, pp. 195-209.
22. A. D. Biagio, A. Barenghi, G. Agosta, and G. Pelosi, "Design of a parallel AES for graphics hardware using the CUDA framework," in Proceedings of the 2009 IEEE International Symposium on Parallel& Distributed Processing, 2009, pp. 1-8.