FastCrypto: Parallel AES pipelines extension for general-purpose processors

Neural, Parallel and Scientific Computations

Volumn 18, Issue 1, 2010, Pages 47-58

  Soliman, Mostafa I ^a   Abozaid, Ghada Y ^a  

^a SOUTH VALLEY UNIVERSITY   (Egypt)

Author keywords

AES pipeline; Cryptography; Decoupled architectures; FPGA implementation; Parallel processing

Indexed keywords

EID: 84872874461     PISSN: 10615369     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (24)

1. Data Encryption Standard (DES), Available at http://csrc.nist.gov/ publications/fips /fips46-3/fips46-3.pdf. October 1999.
2. J. Daemen and V. Rijmen, " AES Proposal: Rijndael," Available at http://csrc.nist. gov/archive/aes/index.html. September 1999.
3. http://www.nist.gov/public affairs/releases/aesq&a.htm.
4. Advanced Encryption Standard (AES), US National Institute of Standards and Technology, Ftps 197, Available at, http://csrc.nist.gov/publications /fips/fips197/fips- 197.pdf. 2001.
5. th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology (ASIACRYPT2001), Australia, LNCS2248, ISBN 3-540-42987-5, pp. 239-254, 2001.
6. J. Wolkerstorfer, E. Oswald, and M. Lamberger, " An ASIC implementation of the AES s-boxes," Proc. The Cryptographer's Track at the RSA Conference on Topics in Cryptology (CT-RSA2002), San Jose, CA USA, LNCS2271, pp. 29-52, 2002.
7. I. Verbauwhede, P. Schaumont, and H. Kuo, " Design and performance testing of a 2.29 Gb/s rijndael processor," IEEE Journal of Solid-State Circuits, Vol. 38, No.3, pp. 569-572, 2003.
8. th Asilomar Conference on Signals, Systems & Computers, Monterey, USA, Vol. 2, pp. 2147-2150, 2003.
9. th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), ISBN 0-7695-2230-0, pp. 308-309, 2004.
10. A. Hodjat and I. Verbauwhede, " Area-throughput trade-offs for fully pipelined 30 to 70 gbits/s AES processors," IEEE Transactions on Computers, Vol. 55, No. 4, pp. 366-372, 2006.
11. rd International Workshop on Cryptographic Hardware and Embedded Systems, Paris, France, LNCS2162, ISBN 3-540-42521-7, pp. 65-76, 2001.
12. A. Elbirt, W. Yip, B. Chetwynd, and C. Paar, "An FPGA Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 4, pp. 545-557, 2001. (Pubitemid 32680577)
13. K. Gaj and P. Chodowiec, " Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays," Proc. 2001 Conference on Topics in Cryptology: The Cryptographer's Track at RSA (CT-RSA2001), San Francisco, CA, USA, LNCS2020, ISBN 3-540-41898-9, pp. 84-99, 2001.
14. 8th International Workshop in Cryptographic Hardware and Embedded Systems, Yokohama, Japan, LNCS4249, ISBN 978-3-540-46559-1, pp. 270-284, 2006.
15. S. Tillich and J. Großschädl, "Accelerating AES using instruction set extensions for elliptic curve cryptography. Proc. International Conference on Computational Science and Its Applications (ICCSA 2005), LNCS3483, ISBN: 978-3-540-25863-6, Singapore, pp. 665-675, 2005.
16. th Edition, Elsevier Publisher, 2009.
17. J. Smith, " Decoupled access/execute computer architectures," ACM Transactions on Computer Systems, Vol. 2, No. 4, pp. 289-308, 1984.
18. MIPS32 Architecture For Programmers, Volume I: Introduction to the MIPS32 Architecture, Available at http://www.rnips.com/products/productmaterials/ processor/mips-architecture/, 2008.
19. th International Conference on Field Programmable Logic and Application, Leuven, Belgium, LNCS3203, ISBN 3-540-22989-2, pp. 575-585, 2004.
20. HELION Technology Limited, High Performance AES (Rijndael) Cores for Altera FPGA, Available at http://www.heIiontech.com/core2.htm.
21. th International Conference on Field-Programmable Logic And Applications (FPL2003), Lisbon, Portugal, LNCS 2778, ISBN 3-540-40822-3, pp. 292-302, 2003.
22. F. Standaert, G. Rouvroy, J. Quisquater, and J. Legat, " Efficient implementation of rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs," Proc. Cryptographic Hardware and Embedded Systems (CHES2003), Cologne, Germany, LNCS2779, ISBN 3-540-40833-9, pp. 334-350, 2003.
23. th International Conference on Field-Programmable Logic And Applications (FPL2003), Lisbon, Portugal, LNCS2778, ISBN 3-540-40822-3, pp. 282-291, 2003.
24. th International Conference on Field-Programmable Logic And Applications (FPL2004), Leuven, Belgium, LNCS3203, ISBN 3-540-22989-2, pp. 565-574, 2004.