Zodiac: System architecture implementation for a high-performance network security processor

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2008, Pages 91-96

  Haixin, Wang ^a   Guoqiang, Bai ^a   Hongyi, Chen ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; ARCHITECTURE; COMPUTER NETWORKS; CRYPTOGRAPHY; INTERNET; PROGRAM PROCESSORS; SECURITY OF DATA; THROUGHPUT;

INTERNATIONAL CONFERENCES; SECURITY PROCESSORS; SYSTEM ARCHITECTURES;

NETWORK SECURITY;

EID: 51649121096     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2008.4580160     Document Type: Conference Paper

References (10)

1. Broadcom. BCM 5840 Gigabit Security Processor. http://www.broadcom.com/collateral/pb/5840-PB03-R.pdf.
2. D. Calson, D. Brasili, A. Hughes, A. Jain, T. Kiszely, P. Kodandapani, A. Vardharajan, T. Xanthopoulos, and V. Yalala. A high performance ssl ipsec protocol aware security processor. Proc. Int'l Solid-State Circuites Conf. (ISSCC '03), 1:142-483, Feb. 2003.
3. G. Chen, G. Bai, and H. Chen. A high-performance elliptic curve cryptographic processor for general curves over GF(p) based on a systolic arithmetic unit. IEEE Trans. Circuits and Systems II: Expr. Briefs, 54(5):412-416, May 2007.
4. N. Gammage. Security Application Note Release 2.1. http://www.freescale.com, 2001.
5. Motorola. MPC 190 Security Processor Fact Sheet. http://www.freescale.com/files/netcomm/doc/fact_sheet/MPC190FACT.pdf.
6. C. Su, C. Wang, K. Cheng, C. Huang, and C. Wu. Design and test of a scalable security processor. Proc. Asia and south Pacific Design Automation Conf. (ASP-DAC), pages 372-375, Jan. 2005.
7. I. Verbauwhede, P. Schaumont, and H. Kuo. Design and performance testing of a 2.29 gbps rijndael processor. IEEE Journal of Solid-State Circuits, 28(3):569-572, Mar. 2003.
8. C. Wang, C. Lo, M. Lee, J. Yeh, C. Huang, C. Wu, and S. Huang. A network security processor design based on an integrated soc design and test platform. proc. IEEE/ACM Design Automation Conf. (DAC'06), pages 90-495, 2006.
9. H. Wang, Y. Yue, C. Zhang, G. Bai, and H. Chen. A novel unified control architecture for a high-performance network security accelerator. Proc. International Conference on Security and Management (SAM'07), pages 538-544, Jun. 2007.
10. M. Yu, T. Zhou, J. Wang, and Y. Ye. An efficient asic implementation of sha-1 engine for tpm. Proc. IEEE Asia-Pacific Conference on Circuits and Systems, 2:873-876, Dec. 2004.