Multiple gate field-effect transistors for future cmos technologies

IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)

Volumn 27, Issue 6, 2010, Pages 446-454

  Subramanian, Vaidyanathan ^a  

^a IBM INDIA RESEARCH LAB   (India)

Author keywords

CMOS scaling; Double gate MOSFET; FinFET; Multigate FET; Multiple gate FET

Indexed keywords

CMOS SCALING; DOUBLE GATE MOSFET; FINFET; MULTIGATE FET; MULTIPLE GATES;

CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; MESFET DEVICES; MOSFET DEVICES; TECHNOLOGY TRANSFER;

FIELD EFFECT TRANSISTORS;

EID: 78649760383     PISSN: 02564602     EISSN: 09745971     Source Type: Journal    
DOI: 10.4103/0256-4602.72582     Document Type: Article

References (34)

1. F. Assaderaghi, S. Parke, D. Sinitsky, J. Bokor, P. Ko, and C. Hu. “A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operation,” IEEE Electron Device Lett., vol. 15, no. 12, pp. 510-2, Dec. 1994.
2. M.J. Chen, J.S. Ho, T.H. Huang, C.H. Yang, Y.N. Jou, and T. Wu. “Back-gate forward bias method for low-voltage CMOS digital circuits,” IEEE Trans. Electron Devices, vol. 43, no. 6, pp. 904-10, Jun. 1996.
3. S. Chatterjee, Y. Tsividis, and P. Kinget. “0.5-V analog circuit techniques and their application in OTA and filter design,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2373-2387, Dec. 2005.
4. Y. Taur, D. Buchanan, W Chen, D. Frank, K. Ismail, and S.H. Lo, et al. “CMOS scaling into the nanometer regime,” Proc. IEEE, vol. 85, no. 4, pp. 486-504, Apr. 1997.
5. H. Wong, K. Chan, and Y. Taur. “Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel,” in Proc. International Electron Devices Meeting (IEDM), pp. 427-340, 7-10 Dec. 1997.
6. H.S. Wong, D. Frank, P Solomon, C. Wann, and J. Welser.“Nanoscale CMOS,” Proceedings of the IEEE, vol. 87, pp. 537-570, 1999.
7. E.J. Nowak. “Maintaining the benefits of CMOS scaling when scaling bogs down,” IBM J. Res. and Dev., vol. 46, pp. 169-180, 2002.
8. L. Chang, Y. Kyu Choi, D. Ha, P. Ranade, S. Xiong, and J. Bokor, et al. “Extremely scaled silicon nano-CMOS devices,” Proc. IEEE, vol. 91, no. 11, pp. 1860-1873, Nov. 2003.
9. T. Skotnicki, J. Hutchby, TJ. King, H.S. Wong, and F. Boeuf. “The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance,” IEEE Circuits Devices Mag., vol. 21, no. 1, pp. 16-26, Jan-Feb. 2005.
10. J.H. Lee, G. Taraschi, A. Wei, T. Langdo, E. Fitzgerald, and D. Antoniadis. “Super self-aligned double-gate (SSDG) MOSFETs utilizing oxidation rate difference and selective epitaxy,” in Proc. International Electron Devices Meeting (IEDM), pp. 71-74, 5-8 Dec. 1999.
11. D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda. “A fullydepleted lean channel transistor (DELTA)-a novel vertical ultrathin SOI MOSFET,” IEEE Electron Device Lett., vol. 11, no. 1, pp. 36-8, Jan. 1990.
12. D. Hisamoto, WC. Lee, J. Kedzierski, H. Takeuchi, K. Asano, and C. Kuo, et al. “FinFET A self-aligned double-gate MOSFET scalable to 20 nm,” IEEE Trans. Electron Devices, vol. 47, no. 12, pp. 2320-2325, Dec. 2000.
13. B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, and C.Y. Yang, et al. “FinFET scaling to 10 nmgate length,” in Proc. International Electron Devices Meeting (IEDM), pp. 251-254, 8-11 Dec. 2002.
14. F.L. Yang, H.Y. Chen, F.C. Chen, C.C. Huang, C.Y. Chang, and H.K. Chiu, et al. “25 nm CMOS Omega FETs,” in Proc. International Electron Devices Meeting (IEDM), pp. 255-258, 2002.
15. D. Hisamoto. “FD/DG-SOI MOSFET: A viable approach to overcoming the device scaling limit,” in Proc. International Electron Devices Meeting (IEDM), pp. 19.3.1-19.3.4, 2-5 Dec. 2001.
16. Y.K. Choi, TJ. King, and C. Hu. “Nanoscale CMOS spacer FinFET for the terabit era,” IEEE Electron Device Lett., vol. 23, no. 1, pp. 25-27, Jan. 2002.
17. J. Kedzierski, M. Ieong, E. Nowak, T. Kanarsky, Y. Zhang, and R. Roy, et al. “Extension and source/drain design for high performance FinFET devices,” IEEE Trans. Electron Devices, vol. 50, no. 4, pp. 952-958, Apr. 2003.
18. E. Nowak, T. Ludwig, I. Aller, J. Kedzierski, M. Leong, and B. Rainey, et al. “Scaling beyond the 65 nm node with FinFET-DGCMOS,” in Proc. Custom Integrated Circuits Conference (CICC), pp. 339-342, 21-24 Sept. 2003.
19. A. Dixit, K. Anil, R. Rooyackers, M. Kaiser, R. Weemaes, I. Ferain, et al. “Minimization of the MuGFET contact resistance by integration of NiSi contacts on epitaxially raised source/drain regions,” in Proc. European Solid State Device Research Conference (ESSDERC), pp. 445-8, 12-16 Sept. 2005.
20. A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, “Analysis of the parasitic S/D resistance in multiple-gate FETs,” IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1132-1140, Jun. 2005.
21. J. Colinge. “Multiple-gate SOI MOSFETs,” Solid State Electronics, vol. 48, pp. 897-905, 2004.
22. J. Colinge, and M. Gao. A. Romano-Rodriguez, H. Maes, and C. Claeys, “Siliconon-insulator 'gate-all-around device',” in Proc. International Electron Devices Meeting (IEDM), pp. 595-598, 9-12, Dec. 1990.
23. H.S. Wong. “Beyond the conventional transistor,” IBM J. Res. and Dev., vol. 46, pp. 133-168, 2002.
24. Y.K. Choi, TJ. King, and C. Hu. “Spacer FinFET: nano-scale CMOS technology for the terabit era,” in Proc. International Semiconductor Device Research Symposium, pp. 543-546, 5-7 Dec. 2001.
25. Y. K. Choi, T J. King and C. Hu. “A spacer patterning technology for nanoscale CMOS,” IEEE Trans. Electron Devices, vol. 49, no. 3, pp. 436-441, Mar. 2002.
26. R. Rooyackers, E. Augendre, B. Degroote, N. Collaert, A. Nackaerts, A. Dixit, et al. “Doubling or quadrupling MuGFET fin integration scheme with higher pattern fidelity, lower CD variation and higher layout efficiency,” in Proc. International Electron Devices Meeting (IEDM), pp. 1-4, 11-13 Dec. 2006.
27. D. Fried, A. Johnson, E. Nowak, J. Rankin, and C. Willets. 'A sub 40-nm body thickness n-type FinFET,” in Proc. Device Research Conference, pp. 24-25, 25-27 Jun. 2001.
28. J. Kedzierski, D. Fried, E. Nowak, T Kanarsky, J. Rankin, H. Hanafi, et al. “High-performance symmetric-gate and CMOS-compatible Vasymmetric-gate FinFET devices,” in Proc. International Electron Devices Meeting (IEDM), pp. 19.5.1-19.5.4, 2-5 Dec. 2001.
29. N. Lindert, L. Chang, Y.K. Choi, E. Anderson, W.C. Lee, and TJ. King, et al. “Sub-60-nm quasi-planar FinFETs fabricated using a simplified process,” IEEE Electron Device Lett., vol. 22, no. 10, pp. 487-9, Oct. 2001.
30. D. Hisamoto, W.C. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, et al. “A folded-channel MOSFET for deep-subtenth micron era,” in Proc. International Electron Devices Meeting (IEDM), pp. 1032-1034, 6-9 Dec. 1998.
31. X. Huang, WC. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, et al. “Sub 50-nm FinFET: PMOS,” in Proc. International Electron Devices Meeting (IEDM), pp. 67-70, 5-8 Dec. 1999.
32. A. Dixit. “FEOL CMOS Process and Device Parasitics in SOI MuGFETs,” Ph.D. dissertation, Katholieke Universiteit Leuven, Belgium, 2007.
33. N. Collaert, S. Brus, A. De Keersgieter, A. Dixit, I. Ferain, and M. Goodwin, et al. “Integration challenges for multi-gate devices,” in Proc. International Conference on Integrated Circuit Design and Technology (ICICDT), pp. 187-194, 9-11 May. 2005.
34. WWu, and M. Chan. “Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs,” IEEE Trans. Electron Devices, vol. 54, no. 4, pp. 692-698, 2007.