0.5-V analog circuit techniques and their application in OTA and filter design

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 12, 2005, Pages 2373-2387

  Chatterjee, Shouri ^a,b   Tsividis, Yannis ^a,b   Kinget, Peter ^a,b  

^a IEEE   (United States)

^b Columbia University ^*  (United States)

Author keywords

Active filters; Analog integrated circuits; Body bias; Low voltage; Operational amplifiers; Varactors

Indexed keywords

ANALOG INTEGRATED CIRCUITS; BODY BIAS; LOW VOLTAGE;

ACTIVE FILTERS; CMOS INTEGRATED CIRCUITS; GAIN CONTROL; LOW PASS FILTERS; MOS CAPACITORS; OPERATIONAL AMPLIFIERS; PHASE LOCKED LOOPS; VARACTORS;

DIGITAL FILTERS;

EID: 29044442913     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.856280     Document Type: Conference Paper

References (25)

1. The International Technology Roadmap for Semiconductors (2004 Edition) [Online]. Available: http://public.itrs.net
2. S. Chatterjee, Y. Tsividis, and P. Kinget, "A 0.5-V bulk-input fully differential operational transconductance amplifier," Proc. 30th ESSCIRC, pp. 147-150, Sep. 2004.
3. _, "A 0.5 V filter with PLL-based tuning in 0.18-μm CMOS technology," in IEEE Int. Solid-Stare Circuits Conf. Dig. Tech. Papers. 2005, pp. 506-507.
4. Y. Tsividis, Operation and Modeling of the MOS transistor, 2nd ed. New York: Oxford Univ. Press, 1999.
5. M.-J. Chen, J.-S. Ho, T.-H. Huang, C.-H. Yang, Y.-N. Jou, and T. Wu, "Back-gate forward bias method for low-voltage CMOS digital circuits, " IEEE Trans. Electron Devices, vol. 43, pp. 904-910, 1996.
6. S. Narendra, J. Tschanz, J. Hofsheier, B. Bloechel, S. Vangal, Y. Hoskote, S. Tang, D. Somasekhar, A. Keshavarzi, V. Erraguntla, G. Dermer, N. Borkar, S. Borkar, and V. De, "Ultra-low voltage circuits and processor in 180 nm to 90 nm technologies with a swapped-body biasing technique," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 156-157.
7. J. W. Tschanz, J. T. Kao, S. Narendra, R. Nair, D. Antoniadis, and A. P. Chandrakasan, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1396-1402, Nov. 2002.
8. V. R. Kaenel, M. D. Pardoen, E. Dijkstra, and E. A. Vittoz, "Automatic adjustment of threshold and supply voltages for minimum power consumption in CMOS digital circuits," in Proc. IEEE Symp. Low Power Electronics, 1994, pp. 78-79.
9. A. Guzinski, M. Bialko, and J. Matheau, "Body driven differential amplifier for application in continuous-time active-C filter," in Proc. ECCD, 1987, pp. 315-319.
10. B. Blalock, P. Allen, and G. Rincon-Mora, "Designing 1-V op-amps using standard digital CMOS technology," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 7, pp. 769-780, Jul. 1998.
11. K. Lasanen, E. Raisanen-Ruotsalainen, and J. Kostamovaara, "A 1-V 5 μW CMOS-opamp with bulk-driven input transistors," in 43rd IEEE Midwest Symp. Circuits and Systems, 2000, pp. 1038-1041.
12. T. Lehmann and M. Cassia, "1-V power supply CMOS cascode amplifier," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1082-1086, Jul. 2001.
13. T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5-μA rail-to-rail CMOS operational amplifier," IEEE J. Solid-State Circuits, vol. 37, pp. 286-292, 2002.
14. S. Karthikeyan, S. Mortezapour, A. Tammineedi, and E. Lee, "Low-voltage analog circuit design based on biased inverting opamp configuration," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, pp. 176-184, Mar. 2000.
15. K. Bult, "Analog design in deep sub-micron CMOS," in Proc. ESSCIRC, Sep. 2000, pp. 11-17.
16. H. Huang and E. K. F. Lee, "Design of low-voltage CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1168-1177, Aug. 2001.
17. A. Baschirotto, F. Rezzi, and R. Castello, "Low-voltage balanced transconductor with high input common-mode rejection," Electron. Lett., vol. 30, no. 20, pp. 1669-1671, Sep. 1994.
18. F. Rezzi, A. Baschirotto, and R. Castello, "A 3 V 12-55 MHz BiCMOS pseudo-differential continuous-time filter," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 42, no. 11, pp. 896-903, Nov. 1995.
19. T. Kobayashi and T. Sakurai, "Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation," in Proc. IEEE Custom Integrated Circuits Conf., May 1994, pp. 271-274.
20. J. T. Kao, M. Miyazaki, and A. P. Chandrakasan, "A 175-mV multiply-accumulate unit using an adaptive supply voltage and body bias architecture," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1545-1554, Nov. 2002.
21. m and rail-to-rail input and output stages," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 478, 1996, pp. 382-383.
22. V. Peluso, P. Vancorenland, A. M. Marques, M. Steyaert, and W. Sansen, "A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1887-1897, Dec. 1998.
23. S. Chatterjee, T. Musah, Y. Tsividis, and P. Kinget, "Weak inversion MOS varactors for 0.5 V analog integrated filters," in Proc. Symp. VLSI Circuits, Jun. 2005, pp. 272-275.
24. M. S. Ghausi and J. J. Kelly, Introduction to Distributed-Parameter Networks. New York: Holt, Rinehart and Winston, 1968.
25. M. Banu and Y. Tsividis, "An elliptic continuous-time CMOS filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. SC-20, no. 12, pp. 1114-1121. Dec. 1985.