Essential issues in analytical placement algorithms

IPSJ Transactions on System LSI Design Methodology

Volumn 2, Issue , 2009, Pages 145-166

  Chang, Yao Wen ^a   Jiang, Zhe Wei ^a   Chen, Tung Chieh ^b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b SpringSoft Inc   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL ALGORITHMS; ANALYTICAL PLACEMENT; BASIC STRUCTURE; CLASSICAL PROBLEMS; COST METRICS; DESIGN CHALLENGES; LARGE-SCALE CIRCUITS; MIN-CUT; PHYSICAL DESIGN; PLACEMENT ALGORITHM; PLACEMENT PROBLEMS; RESEARCH DIRECTIONS; WIRE LENGTH;

DESIGN; PLACERS; SIMULATED ANNEALING; SURVEYS;

ALGORITHMS;

EID: 77955896311     PISSN: None     EISSN: 18826687     Source Type: Journal    
DOI: 10.2197/ipsjtsldm.2.145     Document Type: Article

References (65)

1. ISPD 2005 Placement Contest. http://www.sigda.org/ispd2005/contest.htm
2. ISPD 2006 Placement Contest. http://www.sigda.org/ispd2006/contest.html
3. Adya, S. N., Chaturvedi, S., Roy, J. A., Papa, D. A. and Markov, I. L.: Unification of partitioning, placement and floorplanning, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 550-557 (2004). (Pubitemid 40449287)
4. Agnihotri, A. R. and Madden, P. H.: Fast Analytic Placement using Minimum Cost Flow, Proc. IEEE/ACM Asia South Pacific Design Automation Conference, Yokohama, Japan, pp. 128-134 (2007).
5. Agnihotri, A. R., Ono, S. and Madden, P. H.: Recursive Bisection Placement: Feng Shui 5.0 Implementation Details, Proc. ACM International Symposium on Physical Design, San Francisco, CA, pp. 230-232 (2005). (Pubitemid 41816872)
6. Agnihotri, A. R., Ono, S., Li, C., Yildiz, M. C., Khatkhate, A., Koh, C.-K. and Madden, P. H.: Mixed Block Placement via Fractional Cut Recursive Bisection, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 5, pp. 748-761 (2005).
7. Banerjee, K., Pedram, M. and Ajami, A. H.: Analysis and Optimization of Thermal Issues in High-Performance VLSI, Proc. ACM International Symposium on Physical Design, pp. 230-237 (2001). (Pubitemid 32865630)
8. Brenner, U., Struzyna, M. and Vygen, J.: BonnPlace: Placement of Leading-Edge Chips by Advanced Combinatorial Algorithms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, No. 9, pp. 1607-1620 (2008).
9. Brenner, U. and Vygen, J.: Faster Optimal Single-Row Placement with Fixed Ordering, Proc. IEEE/ACM Design, Automation and Test in Europe Conference, Paris, France, pp. 117-121 (2000).
10. Brenner, U. and Struzyna, M.: Faster and better global placement by a new transportation algorithm, Proc. ACM/IEEE Design Automation Conference, pp. 591-596 (2005). (Pubitemid 41679326)
11. Chan, T., Cong, J. and Sze, K.: Multilevel Generalized Force-directed Method for Circuit Placement, Proc. ACM International Symposium on Physical Design, San Francisco, CA, pp. 185-192 (2005). (Pubitemid 41816864)
12. Chan, T., Cong, J., Shinnerl, J., Sze, K. and Xie, M.: mPL6: Enhanced Multilevel Mixed-size Placement, Proc. ACM International Symposium on Physical Design, San Jose, CA, pp. 212-214 (2006). (Pubitemid 44063427)
13. Chen, B. and Harker, P. T.: A non-interior-point continuation method for linear complementarity problems, SIAM Journal on Matrix Analysis and Applications, Vol. 14, pp. 1168-1190 (1993).
14. Chen, H.-C., Chuang, Y.-L., Chang, Y.-W. and Chang, Y.-C.: Constraint graphbased macro placement for mixed-size circuit designs, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 218-223 (2008).
15. Chen, T.-C., Yuh, P.-H., Chang, Y.-W., Liu, F.-J. and Liu, D.: MP-trees: A packing-based macro placement algorithm for modern mixed-size designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, No. 9, pp. 1621-1634 (2008).
16. Chen, T.-C., Hsu, T.-C., Jiang, Z.-W. and Chang, Y.-W.: NTUplace: A ratio partitioning based placement algorithm for large-scale mixed-size designs, Proc. ACM International Symposium on Physical Design, San Francisco, CA, pp. 236-238 (2005). (Pubitemid 41816874)
17. Chen, T.-C., Jiang, Z.-W., Hsu, T.-C. and Chang, Y.-W.: A High-Quality Mixed-Size Analytical Placer Considering Preplaced Blocks and Density Constraints, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA (2006).
18. Chen, T.-C., Jiang, Z.-W., Hsu, T.-C., Chen, H.-C. and Chang, Y.-W.: NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, No. 7, pp. 1228-1240 (2008).
19. Cheon, Y., Ho, P.-H., Kahng, A. B., Reda, S. and Wang, Q.: Power-Aware Placement, Proc. ACM/IEEE Design Automation Conference, pp. 795-800 (2005). (Pubitemid 41675549)
20. Fiduccia, C. M. and Mattheyses, R. M.: A linear-time heuristic for improving network partitions, Proc. ACM/IEEE Design Automation Conference, pp. 175-181 (1982).
21. Hamada, T., Cheng, C. K. and Chau, P. M.: Prime: A Placement Tool Using a Piece Wise Linear Resistive Network Approach, Proc. ACM/IEEE Design Automation Conference, pp. 531-536 (1993). (Pubitemid 23673208)
22. Hill, D.: US patent 6, 370, 673: Method and system for high speed detailed placement of cells within an intergrated circuit design (2002).
23. Hu, B., Zeng, Y. and Marek-Sadowska, M.: mFAR: fixed-points-addition- based VLSI placement algorithm, Proc. ACM International Symposium on Physical Design, San Francisco, CA, pp. 239-241 (2005). (Pubitemid 41816875)
24. Huang, D. J.-H. and Kahng, A. B.: Partitioning-based standard-cell global placement with an exact objective, Proc. ACM International Symposium on Physical Design, pp. 18-25 (1997).
25. Jackson, M. and Kuh, E. S.: Performance-Driven Placement of Cell based IC's, Proc. ACM/IEEE Design Automation Conference, pp. 370-375 (1989). (Pubitemid 20666318)
26. Jiang, Z.-W., Su, B.-Y. and Chang, Y.-W.: Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs, Proc. ACM/IEEE Design Automation Conference, Anaheim, CA, pp. 167-172 (2008).
27. Jonker, R. and Volgenant, A.: A shortest augmenting path algorithm for dense and sparse linear assignment problems, Computing, Vol. 38, No. 4, pp. 325-340 (1987). (Pubitemid 17658282)
28. Kahng, A. B., Kang, S.-M., Li, W. and Liu, B.: Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation, Proc. IEEE International Conference on Computer Design, Glasgow, Scotland, pp. 71-77 (2007).
29. Kahng, A. B., Reda, S. and Wang, Q.: Architecture and Details of a High Quality, Large-Scale Analytical Placer, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 890-897 (2005). (Pubitemid 44815812)
30. Kahng, A. B., Tucker, P. and Zelikovsky, A.: Optimization of Linear Placements for Wirelength Minimization with Free Sites, Proc. IEEE/ACM Asia South Pacific Design Automation Conference, pp. 241-244 (1999).
31. Kahng, A. B. and Wang, Q.: An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 565-572 (2004). (Pubitemid 40449289)
32. Kahng, A. B. and Wang, Q.: Implementation and extensibility of an analytic placer, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 5 (2005).
33. Kahng, A. B. and Wang, Q.: A Faster Implementation of APlace, Proc. ACM International Symposium on Physical Design, San Jose, CA, pp. 218-220 (2006).
34. Kanzows, C.: Some tools allowing interior-point methods to become noniterior, Technical Report, Institute of Applied Mathmetics, University of Hamburg, Germany (1994).
35. Kleinhans, M., Sigl, G., Johannes, F. M. and Antreich, K. J.: GORDIAN: VLSI placement by quadratic programming and slicing optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 10, No. 3, pp. 356-365 (1991).
36. Lee, W.-P., Liu, H.-Y. and Chang, Y.-W.: Voltage Island Aware Floorplanning for Power and Timing Optimization, Proc. IEEE/ACM International Conference on Computer-Aided Design, pp. 389-394 (2006).
37. Li, C. and Koh, C.-K.: Recursive Function Smoothing of Half-Perimeter Wirelength for Analytical Placement, Proc. IEEE/ACM International Symposium on Quality of Electronic Design, San Jose, CA, pp. 26-28 (2007).
38. Li, C., Xie, M., Koh, C.-K., Cong, J. and Madden, P. H.: Routability-Driven Placement and White Space Allocation, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 394-401 (2004). (Pubitemid 40449263)
39. Luo, T. and Pan, D. Z.: DPlace2.0: A stable and efficient analytical placement based on diffusion, Proc. IEEE/ACM Asia South Pacific Design Automation Conference, pp. 346-351 (2008).
40. Nam, G.-J., Reda, S., Alpert, C. J., Villarrubia, P. G. and Kahng, A. B.: A fast hierarchical quadratic placement algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 4, pp. 678-691 (2006).
41. Naylor, W. C., Donelly, R. and Sha, L.: US patent 6, 301, 693: Non-Linear Optimization System and Method for Wire Length and Dealy Optimization for an Automatic Electric Circuit Placer (2001).
42. Pan, M., Viswanathan, N. and Chu, C.: An Efficient and Effective Detailed Placement Algorithm, Proc. IEEE/ACM International Conference on Computer-Aided Design, pp. 48-55 (2005). (Pubitemid 44815697)
43. Press, W. H., Teukolsky, S. A., Vetterling, W. T. and Flannery, B. P.: Numerical Recipes in C++, Cambridge University Press, 2nd edition (2002).
44. Ren, H., Pan, D. Z., Alpert, C. J., Villarrubia, P. G. and Nam, G.-J.: Diffusion-Based Placement Migration With Application on Legalization, IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 12, pp. 2158-2172 (2007). (Pubitemid 350157857)
45. Roy, J., Papa, D., Ng, A. and Markov, I.: Satisfying Whitespace Requirements in Top-down Placement, Proc. ACM International Symposium on Physical Design, San Jose, CA, pp. 206-208 (2006). (Pubitemid 44059918)
46. Sechen, C. and Sangiovanni-Vincenttelli, A.: The TimberWolf Placement and Routing Package, IEEE Jounral of Solid-State Circuits, Vol. SC-20, No. 2, pp. 510-522 (1985).
47. Sigl, G., Doll, K. and Johannes, F. M.: Analytical placement: A linear or a quadratic objective function?, Proc. ACM/IEEE Design Automation Conference, pp. 427-432 (1991).
48. Smale, S.: Algorithms for solving equations, Proc. Int. Congress of Mathematicians, pp. 172-195 (1987).
49. Spindler, P. and Johannes, F. M.: Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement, Proc. IEEE/ACM Design, Automation and Test in Europe Conference, Acropolis, Nice, France, pp. 1-6 (2007).
50. Spindler, P., Schlichtmann, U. and Johannes, F. M.: Abacus: Fast Legalization of Standard Cell Circuits with Minimal Movement, Proc. ACM International Symposium on Physical Design, Portland, OR, pp. 47-53 (2008). (Pubitemid 351661796)
51. Spindler, P., Schlichtmann, U. and Johannes, F. M.: Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, No. 8, pp. 1398-1411 (2008).
52. Srinivasan, A., Chaudhary, K. and Kuh, E. S.: RITUAL: Performance Driven Placement Algorithm for Small Cell ICs, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 48-51 (1991). (Pubitemid 23562957)
53. Swartz, W. and Sechen, C.: Timing Driven Placement for Large Standard Cell Circuits, Proc. ACM/IEEE Design Automation Conference, pp. 211-215 (1995).
54. Taghavi, T., Yang, X. and choi, B.-K.: Dragon2005: Large-Scale Mixed-size Placement Tool, Proc. ACM International Symposium on Physical Design, San Francisco, CA, pp. 245-247 (2005). (Pubitemid 41816877)
55. Tsota, K., Koh, C.-K. and Balakrishnan, V.: Guiding global placement with wire density, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, pp. 212-217 (2008).
56. Usami, K. and Horowitz, M.: Clustered Voltage Scaling Technique for Low-Power Design, Proc. IEEE/ACM International Symposium on Quality of Electronic Design, pp. 3-8 (1995).
57. Viswanathan, N. and Chu, C. C.-N.: Fastplace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 5, pp. 722-733 (2005). (Pubitemid 40665625)
58. Viswanathan, N., Nam, G.-J., Alpert, C., Villarrubia, P., Ren, H. and Chu, C.: RQL: Global Placement via Relaxed Quadratic Spreading and Linearization, Proc. ACM/IEEE Design Automation Conference, pp. 453-458 (2007). (Pubitemid 47130009)
59. Viswanathan, N., Pan, M. and Chu, C.: FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control, Proc. IEEE/ACM Asia South Pacific Design Automation Conference, pp. 135-140 (2007).
60. Vorwerk, K., Kennings, A. and Vannelli, A.: Engineering Details of a Stable Force-Directed Placer, Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA (2004).
61. Vygen, J.: Algorithms for detailed placement of standard cells, Proc. IEEE/ACM Design, Automation and Test in Europe Conference, Paris, France, pp. 321-324 (1998).
62. Vygen, J.: Algorithms for large-scale flat placement, Proc. ACM/IEEE Design Automation Conference, pp. 746-751 (1997).
63. Vygen, J.: Plazierung im VLSI-Design und ein zweidimensionales Zerlegungsproblem, PhD Thesis, University of Bonn (1997).
64. Yang, X., Choi, B.-K. and Sarrafzadeh, M.: Routability-Driven White Space Allocation for Fixed-Die Standard-Cell Placement, Proc. ACM International Symposium on Physical Design, Del Mar, CA, pp. 42-47 (2002). (Pubitemid 35040020)
65. Yao, B., Chen, H., Cheng, C.-K., Chou, N.-C., Liu, L.-T. and Suaris, P.: Unified Quadratic Programming Approach for Mixed Mode Placement, Proc. ACM International Symposium on Physical Design, San Francisco, CA, pp. 193-199 (2005). (Pubitemid 41816865)