Power-aware placement

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 795-800

  Cheon, Yongseok ^a   Ho, Pei Hsin ^a   Kahng, Andrew B ^b   Reda, Sherief ^b   Wang, Qinke ^b  

^a SYNOPSYS INC   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Clock Tree; Dynamic Power; Net Switching Power

Indexed keywords

ELECTRIC CLOCKS; ROUTERS; SWITCHING SYSTEMS;

CLOCK TREE; DYNAMIC POWER; NET SWITCHING POWER;

INTEGRATED CIRCUITS;

EID: 27944481842     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065791     Document Type: Conference Paper

References (21)

1. V. Adler and E. G. Friedman, "Repeater Insertion to Reduce Delay and Power in RC Tree Structures," IEEE Asilomar COnf. on Signals, Systems and Computers, 1997, pp. 749-752.
2. L. Benini, P. Siefel, and G. D. Micheli, "Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 15(6) (1996), pp. 630-643.
3. K.-Y. Chao and D.-F. Wong, "Floorplanning for Low Power Designs," Proc. IEEE Int. Symp. Circuits and Systems, 1(28) (1995), pp. 45-48.
4. T. Chao, Y. Hsu, J. Ho, K. Boese, and A. Kahng, "Zero Skew Clock Routing with Minimum Wirelength," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 39(11) (1992), pp. 799-814.
5. J. Cong, C. K. Koh, arid K. S. Leung, "Simultaneous Buffer and Wire Sizing for Performance and Power Optimization," ACM/IEEE Int. Symp. Low-Power Electronics and Design, 1996, pp. 271-276.
6. M. Donno, E. Macci, and L. Mazzoni, "Power-Aware Clock Tree Planning," Proc. ACM/IEEE Int. Symp. Physical Design, 2004, pp. 138-147.
7. A. Farrahi, C. Chen, A. Srivastava, G. Tellez, and M. Sarrafzadeh, "Activity-Driven Clock Design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(6) (2001), pp. 705-714.
8. P. E. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R. L. Allmon, "High-Performance Microproccesor Design," IEEE Journal of Solid-State Circuits, 33(5) (1998), pp. 676-686.
9. M. Igarashi et al., "A Low-Power Design Method Using Multiple Supply Voltages," ACM/IEEE Int. Symp. Low-Power Electronics and Design, 1999, pp. 145-150.
10. M. Jackson, A. Srinivason, and E. Kuh, "Clock Routing for High-Perfomance ICs," Proc. ACM/IEEE Design Automation Conf., 1990, pp. 573-579.
11. A. Kahng, J. Cong, and G. Robins, "High-Perfomance Clock Routing Based on Recursive Geometric Matching," Proc. ACM/IEEE Design Automation Conf., 1991, pp. 322-327.
12. A. Krishnamoorthy, "Minimize IC Power without Sacrificing Performance," EEdesign, July 15, 2004. Available at http://www.eedesign. com/article/showArticle.jhtml?articleId-23901143.
13. N. Magen, A. Kolodny, U. Weiser, and N. Shamir, "Interconnect-power Dissipation in a Microprocessor," Proc. Workshop on System Level Interconnect Prediction, 2004, pp. 7-13.
14. B. Obermeier and F. M. Johannes, "Temperature-Aware Global Placement," Proc. Asia and South Pacific Design Automation Conf., 2004, pp. 143-148.
15. J. Oh and M. Pedram, "Gated Clock Routing for Low-Power Microprocessor Design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(6) (2001), pp. 715-714.
16. J. Pangjun and S. Sapatnekar, "Clock Distribution Using Multiple Voltages," Proc. ACM/IEEE Int. Symp. Low-Power Electronics and Design, 1999, pp. 145-150.
17. S. M. Sait, M. R. Minhas and J. A. Khan, "Performance and Low Power Driven VLSI Standard Cell Placement Using Tabu Search." Proc. Congress on Evolutionary Computation, 2002, pp. 372-377.
18. V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez, "Reducing Power in High-Performance Microprocessors," Proc. ACM/IEEE Design Automation Conf., 1998, pp. 732-737.
19. N. Togawa, K. Ukai, M. Yanagisawa and T. Ohtsuki, "A Simultaneous Placement and Global Routing Algorithm for FPGAs with Power Optimization," Proc. IEEE Asia-Pacific Conf. Circuits and Systems, 1998, pp. 125-128.
20. A. Vittal and M. Marek-Sadowska, "Low-Power Buffered Clock Tree Design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16(9) (1997), pp. 965-975.
21. H. Vaishnav and M. Pedram, "PCUBE: A Performance Driven Placement Algorithm for Low Power Designs", Proc. Design Automation Conf., with EURO-VHDL, 1993, pp. 72-77.