Unification of partitioning, placement and floorplanning

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 550-557

  Adya, Saurabh N ^a   Chaturvedi, Shubhyant ^b   Roy, Jarrod A ^c   Papa, David A ^c   Markov, Igor L ^c  

^a Synplicity Inc   (United States)

^b ADVANCED MICRO DEVICES   (United States)

^c University of Michigan   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG BLOCKS; DATAPATHS; EMBEDDED MEMORIES; FLOORPLANNING;

ALGORITHMS; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; OPTIMIZATION; ROBUSTNESS (CONTROL SYSTEMS); SEMICONDUCTOR DEVICE MANUFACTURE; SIGNAL PROCESSING;

STORAGE ALLOCATION (COMPUTER);

EID: 16244382367     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. S.N. Adya, I.L. Markov and P. G. Villarrubia, "On Whitespace and Stability in Mixed-size Placement and Physical Synthesis", ICCAD, 2003, pp. 311-318.
2. S.N. Adya and I.L. Markov, "Combinatorial Techniques for Mixed-size Placement", to appear in ACM Trans. on Design Autom. of Elec. Sys., 2004. Also see ISPD 2002, pp. 12-17.
3. S.N. Adya and I.L. Markov, "Combinatorial Techniques for Mixed-size Placement", to appear in ACM Trans. on Design Autom. of Elec. Sys., 2004. Also see ISPD 2002, pp. 12-17.
4. S.N. Adya and I.L. Markov "Fixed-outline Floorplanning: Enabling Hierarchical Design", IEEE Trans. on VLSI 11(6), pp. 1120-1135, December 2003. Also see ICCD 2001, pp. 328-334.
5. S.N. Adya and I.L. Markov "Fixed-outline Floorplanning: Enabling Hierarchical Design", IEEE Trans. on VLSI 11(6), pp. 1120-1135, December 2003. Also see ICCD 2001, pp. 328-334.
6. S.N. Adya, S. Chaturvedi and I.L. Markov, http://vlsicad.eecs.umich.edu/ BK/ICCADO 4bench
7. S. N. Adya et al., "Benchmarking for Large-Scale Placement and Beyond", IEEE Trans. on CAD 23(4), pp. 472-488, 2004.
8. A. Agnihotri et al., "Fractional Cut: Improved recursive bisection placement", ICCAD, 2003, pp. 307-310.
9. U. Brenner and A. Rohe, "An effective congestion driven placement framework", ISPD, 2002, pp. 6-11.
10. A. E. Caldwell, A. B. Kahng, I. L. Markov, "Optimal Partitioners and End-case Placers for Standard-cell Layout", IEEE Trans. on CAD 19(11), pp. 1304-1314, 2000.
11. A. E. Caldwell, A. B. Kahng, I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?" DAC 2000, pp. 477-82.
12. A. E. Caldwell, A. B. Kahng, I. L. Markov, "VLSI CAD Bookshelf" http://vlsicad.eecs.umich.edu/BK
13. A. E. Caldwell, A. B. Kahng and I. L. Markov, "Hierarchical Whitespace Allocation in Top-down Placement", IEEE Transactions on CAD 22(11), Nov, 2003, pp. 716-724.
14. M. R. Casu and L. Macchiarulo, "Floorplanning for Throughput", ISPD 2004, pp. 62-69.
15. C.-C. Chang, J. Cong, and X. Yuan, "Multi-level Placement for Large-Scale Mixed-Size IC Designs," ASPDAC 2003, pp. 325-330.
16. J. Cong et al., "Microarchitecture Evaluation With Physical Planning" DAC, 2003, pp. 32-35.
17. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning", DAC 1988, p. 269-274.
18. http://www.faraday-tech.com/StructuredASIC/download.html
19. Y. Feng, D. P. Mehta and H. Yang, "Constrained Floorplanning Using Network Flows," IEEE Trans. on CAD, April 2004.
20. A. B. Kahng, "Classical Floorplanning Harmful?", ISPD 2000, pp. 207-213.
21. A. Kahng and S. Reda, "Placement Feedback: A Concept and Method for Better Min-cut Placement", DAC 2004, pp. 357-362.
22. G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, "Multilevel Hypergraph Partitioning: Applications in VLSI Domain", DAC 1997, pp. 526-629.
23. M. Z.-W. Kang and W. W.-M. Dai, "Topology Constrained Rectilinear Block Packing For Layout Reuse", ISPD 1998, pp. 179-186.
24. A. Khatkhate et al., "Recursive Bisection Based Mixed Block Placement", ISPD 2004, pp. 84-89.
25. N. Magen, A. Kolodny, U. Weiser and N. Shamir, "Interconnect Power Dissipation in a Microprocessor", SLIP 2004, pp. 7-13.
26. D. Keitel-Schulz and N. Wehn, "Embedded DRAM development: Technology, physical design, and application issues", IEEE Design & Test 18(3), pp. 7-15, May 2001.
27. D. Sherlekar, "Design Considerations for Regular Fabrics," ISPD 2004, pp. 97-102.
28. J. Vygen, "Algorithms for Large-Scale Flat Placement", DAC 1997, pp. 746-751.
29. J. Xu, P.-N. Guo and C.-K. Cheng, "Rectilinear Block Placement Using Sequence Pair", ISPD 1998, pp. 173-178.
30. H. Yu, X. Hong and Y. Cai "MMP: A Novel Placement Algorithm for Combined Macro-Block and Standard Cell Layout Design" ASPDAC, 2000, pp. 271-276.
31. X. Yang, B.-K. Choi and M. Sarrafzadeh, "Routability Driven White Space Allocation for Fixed-Die Standard-Cell Placement", IEEE Trans. on CAD 22 (4), pp. 410-419, April 2003.