DPlace2.0: A stable and efficient analytical placement based on diffusion

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 346-351

  Luo, Tao ^a   Pan, David Z ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

A-STABLE; ANALYTICAL PLACEMENT; CIRCUIT PLACEMENT; DESIGN AUTOMATION CONFERENCE; DIFFUSION PROCESSES; LINEARIZATION TECHNIQUES; PLACEMENT ALGORITHMS; RUN-TIME; SOUTH PACIFIC; SPEED UPS; SPREAD CELLS; STAR MODEL; TOTAL WIRE LENGTH; WIRE LENGTHS;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; KETONES; LINEARIZATION; MARKOV PROCESSES; MULTIPROCESSING SYSTEMS; QUADRATIC PROGRAMMING; SEMICONDUCTOR DOPING;

WIRE;

EID: 49549110217     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4483972     Document Type: Conference Paper

References (30)

1. G.-J. Nam and et. al., "The ispd2005 placement contest and benchmark suite," in Proc. ISPD, 2005.
2. G.-J. Nam, "Ispd 2006 placement contest: Benchmark suite and results," in Proc. ISPD, 2006.
3. TimberWolf Systems, Inc., "Timberwolf placement & global routing software package," in http://www2.twolf.com/benchmark.html.
4. A. E. Caldwell and et. al., "Can recursive bisection alone produce routable, placements?," in Proc. DAC, 2000.
5. M. Wang and et. al., "Dragon2000: Standard-cell placement tool for large industry circuits," in Proc. ICCAD, pp. 260-263, 2000.
6. M. C. Yildiz and P. H. Madden, "Improved cut sequences for partitioning based placement," in Proc. DAC, 2001.
7. J. Kleinhans and et.al., "GORDIAN: VLSI placement by quadratic programming and slicing optimization," IEEE TCAD, vol. CAD-10, pp. 356-365, Mar. 1991.
8. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. DAC, pp. 269-274, 1998.
9. B. Hu and M. Marek-Sadowska, "Far: fixed-points addition & relaxation based placement," in Proc. ISPD, 2002.
10. N. Viswanathan and C. C. N. Chu, "Fastplace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model," in Proc. ISPD, pp. 26-33, 2004.
11. K. Vorwerk, A. Kennings, and A. Vannelli, "Engineering details of a stable force-directed placer," in Proc. ICCAD, 2004.
12. T. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," in Proc. ISPD, 2005.
13. B. Yao and et.al., "Unified quadratic programming approach for mixed mode placement," in Proc. ISPD, 2005.
14. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, "A high quality analytical placer considering preplaced blocks and density constraint," in Proc. ICCAD, 2006.
15. A. R. Agnihotri and P. H. Madden, "Fast analytic placement using minimum cost flow," in Proc. ASPDAC, 2006.
16. A. B. Kahng, S. Reda, and Q. Wang, "Architecture and details of a high quality, large-scale analytical placer," in Proc. ICCAD, November 2005.
17. W. C. Naylor, R. Donelly, and L. Sha", "Non-linear optimization system and method for wire length and dealy optimization for an automatic electric circuit placer," US patent 6,301,693, 2001.
18. H. Ren, D. Z. Pan, C. J. Alpert, and P. Villarrubia, "Diffusion- based placement migration," in Proc. DAC, June, 2005.
19. T. Luo and D. Z. Pan, "Large scale placement with explicit cell movement control," in Technical Report UT-CERC-06-01, April 2006.
20. F. Mo, A. Tabbara, and R. K. Brayton, "A force-directed macro-cell placer," in Proc. ICCAD, p. 4, EECS, UC Berkeley, November 2000.
21. ISPD_2005_Placement_Contest,"http://www.sigda.org/ispd2005/ispd05/ slides/10-1-placement-contest-ispd05.ppt,"
22. H. Qian and S. S. Sapatnekar, "A hybrid linear equation solver and its application in quadratic placement," in Proc. ICCAD, 2005.
23. G. Sigl, K. Doll, and F. M. Johannes, "Analytical placement: A linear or quadratic objective function?," in Proc. DAC, 1991.
24. P. Spindler and F. M. Johannes, "Fast and robust quadratic placement combined with an exact linear net model," in Proc. ICCAD, 2006.
25. D. Hill, "Method and system for high speed detailed placement of cells within an integrated circuit design," US patent 6,370,673, 2002.
26. M. Pan, N. Viswanathan, and C. C. N. Chu, "An efficient and effective. detailed placement algorithm," in Proc. ICCAD, 2005.
27. N. Viswanathan and C. C. N. Chu, "Fastplace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control," in Proc. ASPDAC, 2007.
28. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie, "mpl6: enhanced multilevel mixed-size placement," in Proc. ISPD, 2006.
29. J. Roy, S. Adya, D. Papa, and I. Markov, "Min-cut floorplacement," IEEE TCAD, 2006.
30. A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," in IEEE TCAD, 2005.