An efficient and effective detailed placement algorithm

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 48-55

  Pan, Min ^a   Viswanathan, Natarajan ^a   Chu, Chris ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GLOBAL PLACEMENT; GLOBAL SWAP TECHNIQUE; PLACEMENT ALGORITHM; WIRELENGTH MINIMIZATION;

BENCHMARKING; COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; HEURISTIC METHODS; OPTIMIZATION; PROBLEM SOLVING;

ALGORITHMS;

EID: 33748605760     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560039     Document Type: Conference Paper

References (26)

1. ISPD04 IBM Standard Cell Benchmarks with Pads. http://www.public.iastate. edu/~nataraj/ISPD04_Bench.html.
2. S. N. Adya, and I. L. Markov. Consistent Placement of Macro-Blocks using Floorplanning and Standard-Cell Placement. In Proc. Intl. Symp. on Physical Design, pp. 12-17, 2002.
3. A. Agnihotri et al. Fractional Cut: Improved Recursive Bisection Placement. In Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, pp. 307, 2003.
4. A. E. Caldwell, A. B. Kahng, and I. L. Markov. Can recursive bisection produce routable placements? In Proc. ACM/IEEE Design Automation Conf., pp. 477-482, 2000.
5. A. E. Caldwell, A. B. Kahng, and I. L. Markov. Optimal Partitioners and End-Case Placers For Standard-Cell Layout. In IEEE Trans. on Computer-Aided Design, vol. 19, pp. 1304-13, 2000.
6. T. Chan, J. Cong, T. Kong, and J. Shinnerl. Multilevel optimization for large-scale circuit placement. In Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, pp. 171-176, 2000.
7. T. Chan, J. Cong, K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. Intl. Symp. on Physical Design, pp. 185-192, 2005.
8. K. Doll, F. M. Johannes, and K. J. Antreich. Iterative Placement Improvement by Network Flow Methods. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 13(10):1189-1200, 1994.
9. H. Eisenmann and F. Johannes. Generic global placement and floor-planning. In Proc. ACM/IEEE Design Automation Conf., pp. 269-274, 1998.
10. S. Goto. An Efficient Algorithm for the Two-Dimensional Placement Problem in Electrical Circuit Layout. In IEEE Transitions on Circuits and Systems, Vol. CAS-28, No. 1, pp. 12-18, 1981.
11. B. Hu and M. Marek-Sadowska. FAR: Fixed-points addition and relaxation based placement. In Proc. Intl. Symp. on Physical Design, pp. 161-166, 2002.
12. S.-W. Hur and J. Lillis. Relaxation and Clustering in a Local Search Framework: Application to Linear Placement. In Proc. ACM/IEEE Design Automation Conf., pp.. 360-366, 1999.
13. S.-W. Hur and J. Lillis. Mongrel: Hybrid Techniques for Standard Cell Placement. In Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, pp. 165-170, 2000.
14. S.-W. Hur, et al. Force directed Mongrel with physical net constraints. In Proc. ACM/IEEE Design Automation Conf., pp.. 214-219, 2003.
15. A. B. Kahng, I. L. Markov and S. Reda. On Legalization of RowBased Placements. In Proc. Great Lakes Symp. on VLSI, pp. 214-219, 2004.
16. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytical placer. In Proc. Intl. Symp. on Physical Design, pp. 18-25, 2004.
17. A. B. Kahng, P. Tucker and A. Zelikovsky. Optimization of Linear Placements for Wirelength Minimization with Free Sites. In in Asia and South Pacific Design Autom. Conf, pp. 241-244, 1999.
18. J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich. Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. Computer-Aided Design, 10(3):356-365, 1991.
19. Gi-Joon Nam, Charles J. Alpert, Paul Villarrubia, Bruce Winter and Mehmet Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. Intl. Symp. on Physical Design, pp. 216-220, 2005.
20. C. Sechen and A. L. S. Vincentelli. Timberwolf 3.2: A new standard cell placement and global routing package. In Proc. ACM/IEEE Design Automation Conf, pp. 432-439, 1986.
21. R. Varadarajan. Convergence of placement technology in physical synthesis: Is placement really a point tool? In Proc. Intl. Symp. on Physical Design, page 7, 2003.
22. N. Viswanathan, and Chris C. N. Chu. FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model. In Proc. Intl. Symp. on Physical Design, pp. 26-33, 2004.
23. N. Viswanathan, and Chris C. N. Chu. FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model. IEEE Trans. Computer-Aided Design, 24(5):722-733, 2005.
24. M. Wang, X. Yang, and M. Sarrafzadeh. Dragon2000: Standard-cell placement tool for large industry circuits. In Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, pp. 260-263, 2000.
25. Z. Xiu, J. D. Ma, S. M. Fowler, and R. A. Rutenbar. Large-Scale Placement by Grid-Warping. In Proc. ACM/IEEE Design Automation Conf, pp. 351-356, 2004.
26. M. C. Yildiz and P. H. Madden. Global objectives for standard cell placement. In Proc. 11th Great Lakes Symposium on VLSI, pp. 68-72, 2001.