Implementation and extensibility of an analytic placer

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 5, 2005, Pages 734-747

  Kahng, Andrew B ^a   Wang, Qinke ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analytic placement; APlace; Mixed size; Very large scale integration (VLSI)

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; ELECTRIC NETWORK ANALYSIS; MICROPROCESSOR CHIPS; QUADRATIC PROGRAMMING;

ANALYTIC PLACEMENT; APLACE; MIXED SIZE; VERY LARGE SCALE INTEGRATION (VLSI);

VLSI CIRCUITS;

EID: 18744393753     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.846366     Document Type: Article

References (60)

1. J S. N. Adya and I. L. Markov, "Consistent placement of macroblock using floorplanning and standard-cell placement," in Proc. Int. Symp. Phys. Design, 2002, pp. 12-17.
2. S. N. Adya, I. L. Markov, and P. G. Villarrubia, "On whitespace in mixed-size placement and physical sysnthesis," in Proc. Int. Conf. Computer-Aided Design, 2003, pp. 311-318.
3. C. J. Alpert, T. Chan, A. B. Kahng, I. Markov, and P. Mulet, "Faster minimization of linear wirelength for global placement," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 17, no. 1, pp. 3-13, Jan. 1998.
4. C. J. Alpert, J.-H. Huang, and A. B. Kahng, "Multilevel circuit partitioning," in Proc. Design Automation Conf., 1997, pp. 530-533.
5. C. J. Alpert, G.-J. Nam, and P. G. Villarrubia, "Free space management for cut-based placement," in Proc. Int. Conf. Computer Aided Design, Nov. 2002, pp. 746-751.
6. R. Baldick, A. B. Kahng, A. Kennings, and I. L. Markov, "Function smoothing with applications to VLSI layout," in Proc. Asia South Pacific Design Automation Conf., Jan. 1999, pp. 225-228.
7. A. E. Caldwell, A. B. Kahng, A. A. Kennings, and I. L. Markov, "Hypergraph partitioning for VLSI CAD: Methodology for reporting, and new results," in Proc. Design Automation Conf., Jun. 1999, pp. 349-354.
8. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can recursive bisection alone produce routable placements?," in Proc. Design Automation Conf., 2000, pp. 477-482.
9. A. E. Caldwell, A. B. Kahng, S. Mantik, and I. L. Markov, "Implications of area-array I/O for row-based placement methodology," in Proc. IEEE Symp. IC/Package Design Integr., Feb. 1998, pp. 93-98.
10. UCLA/UMICH Physical Design Tools [Online]. Available: http://vlsicad.eecs.umich.edu/BK/PDtools
11. C. C. Chang, J. Cong, and X. Yuan, "Multi-level placement for large-scale mixed-size IC designs," in Proc. Asia South Pacific Design Automation Conf., 2003, pp. 325-330.
12. C. Chen, X. Yang, and M. Sarrafzadeh, "Potential slack: An effective metric of combinational circuit performance," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 198-201.
13. Y.-C. Chou and Y.-L. Lin, "A performance-driven standard cell placer based on a modified force-directed algorithm," in Proc. Int. Symp. Physical Design, 2001, pp. 24-29.
14. Dragon [Online]. Available: http://er.cs.ucla.edu/Dragon/
15. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. Design Automation Conf., 1998, pp. 269-274.
16. H. Etawil, S. Areibi, and A. Vannelli. ARP: A convex optimization based method for global placement [Online]. Available: http://www.mat.univie.ac.at/ ~neum/glopt/mss/EtaAV01.pdf
17. H. Etawil, S. Areibi, and A. Vannelli, "Attractor-repeller approach for global placement," in Proc. Int. Conf. Computer-Aided Design, 1999, pp. 20-24.
18. T. Gao, C. L. Liu, and K. C. Chen, "A performance driven hierarchical partitioning placement algorithm," in Proc. Eur. Design Automation Conf., Sep. 1993, pp. 33-38.
19. VLSI CAD Bookshelf [Online]. Available: http://www.gigascale.org/ bookshelf/
20. B. Halpin, C.-Y. R. Chen, and N. Sehgal, "Timing driven placement using physical net constraints," in Proc. Design Automation Conf., 2001, pp. 780-783.
21. T. Hamada, C. K. Cheng, and P. M Chau, "Prime: A timing-driven placement tool using a piecewise linear resistive network approach," in Proc. Design Automation Conf., 1993, pp. 531-536.
22. D. Hill, "Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design," U.S. Patent 6370673, Apr. 2002.
23. D. J. Huang and A. B. Kahng, "Partitioning-based standard cell global placement with an exact objective," in Proc. Int. Symp. Phys. Design, 1997, pp. 18-25.
24. B. Hu and M. Marek-Sadowska, "FAR: Fixed-points addition & relaxation based placement," in Proc. Int. Symp. Phys. Design, 2002, pp. 161-166.
25. IBM-PLACE 2.0 Benchmark Suites [Online]. Available: http://er.cs.ucla. edu/benchmarks/ibm-place2/
26. ISPD'02 Mixed-Size Placement Benchmarks [Online], Available: http://vlsicad.eecs.umich.edu/BK/ISPD02bench/
27. ISPD 2001 Circuit Benchmarks [Online]. Available: http://nthucad.cs.nthu. edu.tw/~ycchou/benchmark/placement.htm
28. M. Jackson and E. S. Kuh, "Performance-driven placement of cell based IC's," in Proc. Design Automation Conf., 1989, pp. 370-375.
29. A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," in Proc. Int. Symp. Phys. Design, 2004, pp. 18-25.
30. _, "An analytic placer for mixed-size placement and timing-driven placement," in Proc. Int. Conf. Computer Aided Design, 2004, pp. 565-572.
31. A. B. Kahng and X. Xu, "Accurate pseudo-constructive wirelength and congestion estimation," in Proc. ACM Int. Workshop System-Level Interconnect Prediction, 2003, pp. 61-68.
32. G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, "Multilevel hypergraph partitioning: Applications in VLSI design," in Proc. Design Automation Conf., 1997, pp. 526-529.
33. A. A. Kennings and I. L. Markov, "Smoothening max-terms and analytical minimization of half-perimeter wirelength," VLSI Design, vol. 14, no. 3, pp. 229-237, 2002.
34. A. A. Kennings and I. L. Markov, "Analytical minimization of half-perimeter wirelength," in Proc. Asia South Pacific Design Automation Conf., Jan. 2000, pp. 179-184.
35. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden, "Recursive bisection based mixed block placement," in Proc. Int. Symp. Phys. Design, 2004, pp. 84-89.
36. T. Kong, "A novel net weighting algorithm for timing-driven placement," in Proc. Int. Conf. Computer-Aided Design, 2002, pp. 10-14.
37. J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich, "GORDIAN: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 10, no. 3, pp. 356-365, Mar. 1991.
38. J.-M. Li, J. Lillis, L.-T. Liu, and C.-K. Cheng, "New spectral linear placement and clustering approach," in Proc. Design Automation Conf., 1996, pp. 88-93.
39. J.-M. Li, J. Lillis, and C.-K. Cheng, "Linear decomposition algorithm for VLSI design applications," in Proc. Int. Conf. Computer-Aided Design, 1995, pp. 223-228.
40. C. Li and C.-K. Koh, "On Improving Recursive Bipartitioning-Based Placement," Purdue Univ., West Lafayette, IN, Tech. Rep. TR-ECE-03-14, 2003.
41. A. Marquardt, V. Betz, and J. Rose, "Timing-driven placement for FPGAs," in Proc. ACM Symp. FPGAs, 2000, pp. 203-213.
42. K. G. Murty. Linear Complementarity, Linear and Nonlinear Programming [Online]. Available: http://ioe.engin.umich.edu/books/murty/linear_ complementarity_webbook/
43. R. Nair, C. L. Berman, P. Hauge, and E. J. Yoffa, "Generation of performance constraints for layout," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 8, no. 8, pp. 860-874, Aug. 1989.
44. W. Naylor et al., "Non-Linear Optimization System and Method for Wire Length and Delay Optimization for an Automatic Electric Circuit Placer," U.S. Patent 6301693, Oct. 2001.
45. S.-L. Ou and M. Pedram, "Timing-driven placement based on partitioning with dynamic cut-net control," in Proc. Design Automation Conf., 2000, pp. 472-476.
46. K. Rajagopal, T. Shaked, Y. Parasuram, T. Cao, A. Chowdhary, and B. Halpin, "Timing driven force directed placement with physical net constraints," in Proc. Int. Symp. Phys. Design, 2003, pp. 60-66.
47. A. Srinivasan, K. Chaudhary, and E. S. Kuh, "RITUAL: A performance driven placement for small-cell ICs," in Proc. Int. Conf. Computer-Aided Design, 1991, pp. 48-51.
48. W. Swartz and C. Sechen, "Timing driven placement for large standard cell circuits," in Proc. Design Automation Conf., 1995, pp. 211-215.
49. R. S. Tsay and J. Koehl, "An analytic net weighting approach for performance optimization in circuit placement," in Proc. Design Automation Conf., 1991, pp. 620-625.
50. S. S. Sapatnekar and S. M. Kang, Design Automation for Timing-Driven Layout Synthesis. Norwell, MA: Kluwer, 1993.
51. G. Sigl, K. Doll, and F. M. Johannes, "Analytical placement: A linear or a quadratic objective function?," in Proc. Design Automation Conf., 1991, pp. 427-431.
52. W.-J. Sun and C. Sechen, "Efficient and effective placement for very large circuits," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 14, no. 3, pp. 349-359, Mar. 1995.
53. R. S. Tsay, E. Kuh, and C. P. Hsu, "PROUD: A sea-of-gates placement algorithm," IEEE Design Test Comput., vol. 5, no. 6, pp. 44-56, Dec. 1988.
54. P. Villarrubia, G. Nusbaum, R. Masleid, and P. T. Patel, "IBM RISC chip design methodology," in Proc. Int. Conf. Comput. Design, 1989, pp. 143-147.
55. N. Viswanathan and C. C.-N. Chu, "FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model," in Proc. Int. Symp. Phys. Design, 2004, pp. 26-33.
56. J. Vygen, "Algorithms for large-scale fiat placement," in Proc. Design Automation Conf., 1997, pp. 746-751.
57. X. Yang, B.-K. Choi, and M. Sarrafzadeh, "A standard-cell placement tool for designs with high row utilization," in Proc. Int. Conf. Comput. Design, Sep. 2002, pp. 45-47.
58. _, "Routability driven white space allocation for fixed-die standard-cell placement," in Proc. Int. Symp. Phys. Design, 2002, pp. 42-47.
59. X. Yang, B.-K. Choi, and M. Sarrafzadeh, "Timing-driven placement using design hierarchy guided constraint," in Proc. Int. Conf. Computer-Aided Design, 2002, pp. 177-180.
60. M. C. Yildiz and P. H. Madden, "Improved cut sequences for partitioning based placement," in Proc. Design Automation Conf., 2001, pp. 776-779.