Engineering details of a stable force-directed placer

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 573-580

  Vorwerk, Kristofer ^a   Kennings, Andrew ^a   Vannelli, Anthony ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; GRAPH THEORY; MATHEMATICAL MODELS; OPTIMIZATION; PROBLEM SOLVING; VECTORS;

ANALYTIC PLACER; FORCE-DIRECTED PLACER; MIXED-SIZE DESIGNS; RECURSIVE PARTITIONING;

ELECTRIC NETWORK ANALYSIS;

EID: 16244382366     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. W. Swartz and C. Sechen, "Timing driven placement for large standard cell circuits,"in Proc. of DAC, pp. 211-215, 1995.
2. V. Betz and J. Rose, "VPR: A new packing, placement and routing tool for FPGA research," in Field-Programmable Logic and Applications (W. Luk, P. Y. Cheung, and M. Glesner, eds.), pp. 213-222, Springer-Verlag, Berlin, 1997.
3. A. E. Dunlop and B. W. Kernighan, "A placement procedure for standard-cell VLSI circuits," Trans. on CAD, vol. 4, pp. 92-98, January 1985.
4. A. E. Caldwell, A. B. Kahng, and I. Markov, "Can recursive bisection alone produce routable placements? "in Proc. of DAC, pp. 477-482, ACM Press, 2000.
5. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden, "Recursive bisection based mixed block placement," in Proc. of ISPD, April 2004.
6. J. Vygen, "Algorithms for large-scale flat placement," in Proc. of DAC, pp. 746-751, ACM Press, 1997.
7. J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich, "GORDIAN: VLSI placement by quadratic programming and slicing optimization," Traras. on CAD, vol. 10, pp. 356-365, March 1991.
8. H. Etawil, S. Areibi, and A. Vannelli, "Attractor-repeller approach for global placement," in Proc. of ICCAD, pp. 20-24, 1999.
9. G. Sigl, K. Doll, and F. Johannes, "Analytical placement: A linear or a quadratic objective function?," in Proc. of DAC, pp. 427-432, June 1991.
10. H. Eisenmann and F. M. Johannes, "Generic global placement and fborplanning,"in Proc. of DAC, pp. 269-274, ACM Press, 1998.
11. B. Hu and M. Marek-Sadowska, "FAR: Fixed-points addition & relaxation based placement," in Proc. of ISPD, pp. 161-166, ACM Press, 2002.
12. F. Mo, A. Tabbara, and R. K. Brayton, "A timing-driven macro-cell placement algorithm," in Proc. of ICCAD, pp. 322-327, 2001.
13. C. Mulpuri and S. Hauck, "Runtime and quality tradeoffs in FPGA placement and routing," in Proc. of FPGA, pp. 29-36, ACM Press, 2001.
14. B. Goplen and S. S. Sapatnekar, "Efficient thermal placement of standard cells in 3D ICs using a force directed approach," in Proc. of ICCAD, pp. 86-89, IEEE Press, 2003.
15. "The Boost C++ library."http://www.boost.org, Current July 2004.
16. U. T. Mello and I. Khabibrakhmanov, "On the reusability and numeric efficiency of C++ packages in scientific computing," in Proc. of the ClusterWorld Conference and Expo, June 2003.
17. J. George, Computer Implementation of the Finite-Element Method. Ph. D. thesis, Stanford University, 1971.
18. N. Viswanathan and C. C.-N. Chu, "Fastplace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model,"in Proc. of ISPD, April 2004.
19. J. Barnes and P. Hut, "A hierarchical O(nlogn) force calculation algorithm,"Nature, vol. 324, 1986.
20. M. H. Overmars and C.-K. Yap, "New upper bounds in Klee's measure problem,"SIAM Journal on Computing, vol. 20, no. 6, pp. 1034-1045, 1991.
21. J. Bentley, "Algorithms for Klee's rectangle problems." Unpublished Manuscript, 1977.
22. S.-W. Hur, T. Cao, K. Rajagopal, Y. Parasuram, A. Chowdhary, V. Tiourin, and B. Halpin, "Force directed Mongrel with physical net constraints,"in Proc. of DAC, pp. 214-219, ACM Press, 2003.
23. A. Kennings and I. Markov, "Analytical minimization of half-perimeter wirelength,"in Proc. of ASPDAC. pp. 179-184, ACM/IEEE, January 2000.
24. O. Karypis, Multilevel Optimization and VLSICAD, ch. 3. Boston: Kluwer Academic Publishers, 2002.
25. S. N. Adya and I. L. Markov, "Fixed-outline fborplanning: Enabling hierarchical design," Trans. on VLSI, vol. 11, pp. 1120-1135, December 2003.
26. S. Adya and I. Markov, "Combinatorial techniques for mixed-size placement," Trans. on DAES, 2004. To appear.
27. S. Adya and I. Markov, "Consistent placement of macro-blocks using fborplanning and standard-cell placement," in Proc. of ISPD, ACM Press, 2002.
28. A. Saurabh and I. Markov, "ISPD02 mixed-size placement benchmarks." http://vlsicad.eecs.umich.edu/BK/ISPD02bench, Current July 2004.
29. X. Y. M. Wang and M. Sarrafzadeh, "Dragon2000: Standard-cell placement tool for large industry circuits," in Proc. of ICCAD, November 2000.
30. C.-C. Chang, J. Cong, and X. Yuan, "Multi-level placement for large-scale IC designs,"in Proc. of ASPDAC, pp. 325-330, 2003.