-
2
-
-
0026131224
-
GORDIAN: VLSI placement by quadratic programming and slicing optimization
-
Mar.
-
J. M. Kleinhans, et al, GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization, IEEE Trans. Computer-Aided Design, Vol. 10, No. 3, Mar. 1991, pp. 356-365.
-
(1991)
IEEE Trans. Computer-aided Design
, vol.10
, Issue.3
, pp. 356-365
-
-
Kleinhans, J.M.1
-
4
-
-
0001679368
-
MMP: A novel placement algorithm for combined macro block and standard cell layout design
-
Yokohama, Japan
-
H. Yu, X. Hong, Y. Cai, MMP: a novel placement algorithm for combined macro block and standard cell layout design, Proc. ASP-DAC, 2000, Yokohama, Japan, pp. 271-276.
-
(2000)
Proc. ASP-DAC
, pp. 271-276
-
-
Yu, H.1
Hong, X.2
Cai, Y.3
-
5
-
-
0034477815
-
Multilevel optimization for large-scale circuit placement
-
San Jose, California, Nov.
-
T. Chan, J. Cong, T. Kong and J. Shinnerl, Multilevel Optimization for Large-scale Circuit Placement, Proc. IEEE International Conference on Computer Aided Design, San Jose, California, Nov. 2000, pp. 171-176.
-
(2000)
Proc. IEEE International Conference on Computer Aided Design
, pp. 171-176
-
-
Chan, T.1
Cong, J.2
Kong, T.3
Shinnerl, J.4
-
7
-
-
0036377317
-
Consistent placement of macro-blocks using floorplanning and standard-cell placement
-
S. N. Adya and I. L. Markov. Consistent Placement of Macro-blocks Using Floorplanning and Standard-Cell Placement. Proc. ACM/IEEE Intl. Symp. on Physical Design, 2002, pp12-17.
-
(2002)
Proc. ACM/IEEE Intl. Symp. on Physical Design
, pp. 12-17
-
-
Adya, S.N.1
Markov, I.L.2
-
9
-
-
0029354779
-
Recent directions in netlist partitioning: A survey
-
C. J. Alpert and A.B.Kahng, Recent Directions in Netlist Partitioning: A Survey, Integration, the VLSI Journal, 19(1-2), 1995, pp. 1-81.
-
(1995)
Integration, the VLSI Journal
, vol.19
, Issue.1-2
, pp. 1-81
-
-
Alpert, C.J.1
Kahng, A.B.2
-
10
-
-
0043136508
-
An algebraic multigrid solver for analytical placement with layout based clustering
-
H. Chen, C.-K. Cheng, N.-C. Chou, A. B. Kahng, J. F.MacDonald, P. Suaris, B. Yao and Z. Zhu. An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering. Proc. ACM/IEEE Design Automation Conf., 2003, pp.794-799.
-
(2003)
Proc. ACM/IEEE Design Automation Conf.
, pp. 794-799
-
-
Chen, H.1
Cheng, C.-K.2
Chou, N.-C.3
Kahng, A.B.4
MacDonald, J.F.5
Suaris, P.6
Yao, B.7
Zhu, Z.8
-
11
-
-
0025384579
-
Zone-refining techniques for IC layout compaction
-
H. Shin, A.L. Sangiovanni-Vincentelli, C.H. Sequin, Zone-refining techniques for IC layout compaction, IEEE trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 9, No. 2, 1990, pp. 167-179.
-
(1990)
IEEE Trans. Computer-aided Design of Integrated Circuits and Systems
, vol.9
, Issue.2
, pp. 167-179
-
-
Shin, H.1
Sangiovanni-Vincentelli, A.L.2
Sequin, C.H.3
-
12
-
-
0030685651
-
Cluster refinement for block placement
-
J. Xu, P.N. Guo, and C. K. Cheng, Cluster Refinement for Block Placement, Proc. ACM/IEEE Design Automation Conference, 1997, pp. 762-765.
-
(1997)
Proc. ACM/IEEE Design Automation Conference
, pp. 762-765
-
-
Xu, J.1
Guo, P.N.2
Cheng, C.K.3
-
13
-
-
0021455306
-
Module placement based on resistive network optimization
-
July
-
C.K. Cheng and E.S. Kuh, Module Placement Based on Resistive Network Optimization, IEEE Trans. on Computer-Aided Design, vol. CAD-3, July, 1984, pp. 218-225.
-
(1984)
IEEE Trans. on Computer-aided Design, Vol. CAD-3
, vol.CAD-3
, pp. 218-225
-
-
Cheng, C.K.1
Kuh, E.S.2
-
14
-
-
0024144422
-
Proud: A fast sea-of-gates placement algorithm
-
June
-
R. Tsay, E.S. Kuh, C.-P. Hsu, Proud: a fast sea-of-gates placement algorithm, Proceedings of the 25th ACM/IEEE conference on Design automation, June, 1988, pp.318-323.
-
(1988)
Proceedings of the 25th ACM/IEEE Conference on Design Automation
, pp. 318-323
-
-
Tsay, R.1
Kuh, E.S.2
Hsu, C.-P.3
-
15
-
-
2942639676
-
Recursive bisection based mixed block placement
-
April
-
A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden, Recursive Bisection Based Mixed Block Placement, International Symposium on Physical Design, April 2004, pp. 84-89.
-
(2004)
International Symposium on Physical Design
, pp. 84-89
-
-
Khatkhate, A.1
Li, C.2
Agnihotri, A.R.3
Yildiz, M.C.4
Ono, S.5
Koh, C.-K.6
Madden, P.H.7
-
17
-
-
0027067732
-
RITUAL: Performance driven placement algorithm for small cell ICs
-
A. Srinivasan, K. Chaudhary, E. S. Kuh: RITUAL: Performance Driven Placement Algorithm for Small Cell ICs, in Proc. ICCAD 1991, pp. 48-51
-
Proc. ICCAD 1991
, pp. 48-51
-
-
Srinivasan, A.1
Chaudhary, K.2
Kuh, E.S.3
-
21
-
-
2942639682
-
FastPlace: An efficient analytical placement technique using cell spreading and iterative local refinement
-
N. Viswanathan and C. Chu., FastPlace: An Efficient Analytical Placement Technique using Cell Spreading and Iterative Local RefinementProc. Intl. Symp. on Physical Design, 2004, pp. 26-33.
-
(2004)
Proc. Intl. Symp. on Physical Design
, pp. 26-33
-
-
Viswanathan, N.1
Chu, C.2
|