FastPlace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 135-140

  Viswanathan, Natarajan ^a   Pan, Min ^a   Chu, Chris ^a  

^a Iowa State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER AIDED DESIGN; CONTRACTS; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; MECHANIZATION; QUADRATIC PROGRAMMING; STANDARDS;

CONGESTION AWARE; CONGESTION CONTROL; DESIGN AUTOMATION CONFERENCE (DAC); LOCAL REFINEMENT; MIXED-SIZE DESIGNS; QUADRATIC PLACEMENT; SOUTH PACIFIC; STANDARD CELLS; WIRE LENGTHS;

WASTEWATER TREATMENT;

EID: 34547326796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.357975     Document Type: Conference Paper

References (29)

1. A. R. Agnihotri, S. Ono, C. Li, M. C. Yildiz, A. Khatkhate C.-K. Koh, and P. H. Madden. Mixed block placement via fractional cut recursive bisection. TCAD, 24(5):748-761, May 2005.
2. A. E. Caldwell, A. B. Kahng, and I. L. Markov. Can recursive bisection produce routable placements. In Proc: DAC, pages 477-482, 2000.
3. T. Chan, J. Cong, T. Kong, and J. Shinnerl. Multilevel optimization for large-scale circuit placement. In Proc. ICCAD, pages 171-176, 2000.
4. T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. ISPD, pages 185-192, 2005.
5. T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proc. ISPD, pages 212-214, 2006.
6. C. C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale mixed-size IC designs. In Proc. ASPDAC., pages 325-330, 2003.
7. T.-C. Chen, T.-C. Hsu, Z.-W. Jiang, and Y.-W. Chang. NTUplace: A ratio partitioning based placement algorithm for large-scale mixed-size designs. In Proc. ISPD, pages 236-238, 2005.
8. J. Cong and M. Xie. A robust detailed placement for mixed-size ic designs. In Proc. ASPDAC. pages 188-194, 2006.
9. H. Eisenmann and F. Johannes. Generic global placement and floorplanning. In Proc. DAC, pages 269-274, 1998.
10. H. Etawil, S. Arebi, and A. Vannelli. Attractor-repeller approach for global placement. In Proc. ICCAD, pages 20-24, 1999.
11. B. Hu and M. Marek-Sadowska. FAR: Fixed-points addition and relaxation based placement. In Proc. ISPD, pages 161-166, 2002.
12. B. Hu and M. Marek-Sadowska. Fine granularity clustering for large scale placement problems. In Proc. ISPD, pages 67-74, 2003.
13. B. Hu and M. Marek-Sadowska. Multilevel fixed-point-addition-based VLSI placement. TCAD, 24(8): 1188-1203, August 2005.
14. A. B. Kahng, S. Reda, and Q. Wang. APlace: A general analytic placement framework. In Proc. ISPD, pages 233-235, 2005.
15. A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer. In Proc. ICCAD, pages 890-897, 2005.
16. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. TCAD, 24(5):734-747, May 2005.
17. J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich. GORDIAN: VLSI placement by quadratic programming and slicing optimization. TCAD, 10(3):356-365, March 1991.
18. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani. VLSI module placement based on rectangle-packing by the sequence pair. TCAD, 15(12):1518-1524, December 1996.
19. G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. ISPD, pages 216-220, 2005.
20. G.-J. Nam. ISPD 2006 placement contest: Benchmark suite and results. In Proc. ISPD, pages 167-167, 2006.
21. G.-J. Nam, S. Reda, C. J. Alpert, P. G. Villarrubia, and A. B. Kahng. A fast hierarchical quadratic placement algorithm. TCAD, 25(4):678-691, April 2006.
22. M. Pan, N. Viswanathan, and C. Chu. An efficient and effective detailed placement algorithm. In Proc. ICCAD, pages 48-55, 2005.
23. J. A. Roy, S. N. Adya. D. A. Papa, and I. L. Markov. Min-cut Floorplacement. TCAD, 25(7):1313-1326, Jul 2006.
24. C. Sechen and A. L. Sangiovanni-Vincenlelli. TimberWolf 3.2: A new standard cell placement and global routing package. In Proc. DAC, pages 432-439, 1986.
25. W.-J. Sun and C. Sechen. Efficient and effective placement for very large circuits. TCAD, 14(5):349-359, 1995.
26. T. Taghavi, X. Yang, B.-K. Choi, M. Wang, and M. Sarrafzadeh. Dragon2005: Large-scale mixed-size placement tool. In Proc. ISPD, pages 245-247, 2005.
27. N. Viswanathan and C. C.-N. Chu. FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. TCAD, 24(5):722-733. May 2005.
28. N. Viswanathan, M. Pan, and C Chu. Fastplace 2.0: An efficient analytical placer for mixed-mode designs. In Proc. ASPDAC, pages 195-200, 2006.
29. M. Wang, X. Yang, and M. Sarrafzadeh. Dragon2000: Standard-cell placement tool for large industry circuits. In Proc. ICCAD, pages 260-263, 2000.