A high-quality mixed-size analytical placer considering preplaced blocks and density constraints

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 187-192

  Chen, Tung Chieh ^a   Jiang, Zhe Wei ^a   Hsu, Tien Chang ^a   Chen, Hsin Chen ^a   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); DESIGN; GRADIENT METHODS; MACROS; PLACERS; TREES (MATHEMATICS);

ANALYTICAL PLACEMENT; BLOCK SPREADING; COMPUTER-AIDED DESIGN; CONJUGATE GRADIENT (CG); DENSITY BASED; DENSITY CONSTRAINTS; EXPERIMENTAL RESULTS; GAUSSIAN SMOOTHING; HIGH QUALITY (HQ); INTERNATIONAL CONFERENCES; LINE SHIFTING; MULTILEVEL FRAMEWORK; SMOOTHING TECHNIQUES; SPEED UPS; STEP-SIZE CONTROL; TWO STAGES; WIRE LENGTHS;

CONJUGATE GRADIENT METHOD;

EID: 46149088493     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320084     Document Type: Conference Paper

References (24)

1. ICCAD04 Mixed-Size Placement Benchmarks. http://vlBicad.eecs. umich.edu/BK/ICGAD04bench/.
2. ISPD 2005 Placement Contest, http://www.sigda.org/ispd2005/ contest.htm.
3. ISPD 2006 Program, http://www.ispd.cc/program.html.
4. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov. Unification of partitioning, placement and floorplanning. In Proc. of ICCAD, pages 550-557, 2004.
5. A. R. Agnihotri, S. Ono, and P. H. Madden. Recursive bisection placement: Feng Shui 5.0 implementation details. In Proc. of ISPD, pages 230-232, 2005.
6. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proc. of ISPD, pages 212-214, 2006.
7. T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. of ISPD, pages 185-192, April 2005. Best paper award at ISPD'2005.
8. C.-C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale mixed-size ic designs. In Proc. of ASPDAC, pages 325-330, 2003.
9. H. Eisenmann and F. M. Johannes. Generic global placement and floorplanning. In Proc. of DAC, pages 269-274, 1998.
10. J. Gu and X. Huang. Efficient local search with search space smoothing: A case study of the traveling salesman problem (TSP). IEEE Trans. on Systems, Man and Cybernetics, 24(5):728-735, 1994.
11. D. Hill. US patent 6,370,673: Method and system for high speed detailed placement of cells within an intergrated circuit design. 2002.
12. Z.-W. Jiang, T.-C. Chen, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. NTUplace2: A hybrid placer using partitioning and analytical techniques. In Proc. of ISPD, pages 215-217, 2006.
13. A. B. Kahng, S. Reda, and Q. Wang. Aplace: A general analytic placement framework. In Proc. of ISPD, pages 233-235, 2005.
14. A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer. In Proc. of ICCAD, pages 890-897, 2005.
15. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Trans. on CAD, 24(5), May 2005.
16. A. B. Kahng and Q. Wang. A faster implementation of APlace. In Proc. of ISPD, pages 218-220, 2006.
17. M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich. Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. on CAD, 10(3) :356-365, 1991.
18. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden. Routability-driven placement and white space allocation. In Proc. of ICCAD, pages 394-401, 2004.
19. G.-J. Nam, C. J. Aplert, and P. G. Villarrubia. The ISPD 2006 placement contest and benchmark suite. In Slides presented at ISPD'06, 2006.
20. W. C. Naylor, R. Donelly, and L. Sha. US patent 6,301,693: Non-linear optimization system and method for wire length and dealy optimization for an automatic electric circuit placer. 2001.
21. J. Roy, D. Papa, A. Ng, and I. Markov. Satisfying whitespace requirements in top-down placement. In Proc. of ISPD, pages 206-208, 2006.
22. T. Taghavi, X. Yang, B.-K. Choi, M. Wang, and M. Sarrafzadeh. Dragon 2006: Blockage-aware congestion-controlling mixed-size placer. In Proc. of ISPD, pages 209-211, 2006.
23. X. Yang, B.-K. Choi, and M. Sarrafzadeh. Routability-driven white space allocation for fixed-die standard-cell placement. In Proc. of ISPD, pages 42-47, 2002.
24. B. Yao, H. Chen, C.-K. Cheng, N.-C. Chou, L.-T. Liu, and P. Suaris. Unified quadratic programming approach for mixed mode placement. In Proc. of ISPD, pages 193-199, 2005.