NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 7, 2008, Pages 1228-1240

  Chen, Tung Chieh ^a,b,c   Jiang, Zhe Wei ^a,b   Hsu, Tien Chang ^b,d   Chen, Hsin Chen ^a,b,e   Chang, Yao Wen ^a,b,f  

^a IEEE

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c SpringSoft Inc   (Taiwan)

^d SYNOPSYS INC   (Taiwan)

^e Waseda University ^*

^f WASEDA UNIVERSITY   (Japan)

Author keywords

Legalization (LG); Physical design; Placement

Indexed keywords

CONJUGATE GRADIENT METHOD;

ANALYTICAL PLACEMENT; DENSITY CONSTRAINTS; GAUSSIAN SMOOTHING; LEGALIZATION (LG); PHYSICAL DESIGN; PLACEMENT; SMOOTHING TECHNIQUES; STEP-SIZE CONTROLS;

PLACERS;

EID: 45849140142     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.923063     Document Type: Article

References (29)

1. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, and Y.-W. Chang, "A high-quality mixed-size analytical placer considering preplaced blocks and density constraints," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2006, pp. 187-192.
2. W. C. Naylor, R. Donelly, and L. Sha, "Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer," U.S. Patent 6 301 693, Oct. 9, 2001.
3. X. Yang, B.-K. Choi, and M. Sarrafzadeh, "Routability-driven white space allocation for fixed-die standard-cell placement," in Proc. ACM Int. Symp. Phys. Des., 2002, pp. 42-47.
4. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, "Routability- driven placement and white space allocation," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2004, pp. 394-401.
5. A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 5, pp. 734-747, May 2005.
6. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie, "mPL6: Enhanced multilevel mixed-size placement," in Proc. ACM Int. Symp. Phys. Des., 2006, pp. 212-214.
7. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of partitioning, placement and floorplanning," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2004, pp. 550-557.
8. A. R. Agnihotri, S. Ono, and P. H. Madden, "Recursive bisection placement: Feng Shui 5.0 implementation details," in Proc. ACM Int. Symp. Phys. Des., 2005, pp. 230-232.
9. C.-C. Chang, J. Cong, and X. Yuan, "Multi-level placement for large-scale mixed-size IC designs," in Proc. ASP-DAC, 2003, pp. 325-330.
10. Z.-W. Jiang, T.-C. Chen, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, "NTU-place2: A hybrid placer using partitioning and analytical techniques," in Proc. ACM Int. Symp. Phys. Des., 2006, pp. 215-217.
11. B. Yao, H. Chen, C.-K. Cheng, N.-C. Chou, L.-T. Liu, and P. Suaris, "Unified quadratic programming approach for mixed mode placement," in Proc. ACM Int. Symp. Phys. Des., 2005, pp. 193-199.
12. A. B. Kahng, S. Reda, and Q. Wang, "Architecture and details of a high quality, large-scale analytical placer," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2005, pp. 890-897.
13. A. B. Kahng and Q. Wang, "A faster implementation of APlace," in Proc. ACM Int. Symp. Phys. Des., 2006, pp. 218-220.
14. T. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," in Proc. ACM Int. Symp. Phys. Des., Apr. 2005, pp. 185-192. best paper award at ISPD'2005. [Online]. Available: http://www.gigascale.org/pubs/600.html
15. H. Eisenmann and F. M. Johannes, "Generic global placement and floor-planning," in Proc. ACM/IEEE Des. Autom. Conf., 1998, pp. 269-274.
16. M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich, "GORDIAN: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 10, no. 3, pp. 356-365, Mar. 1991.
17. J. Gu and X. Huang, "Efficient local search with search space smoothing: A case study of the traveling salesman problem (TSP)," IEEE Trans. Syst., Man, Cybern., vol. 24, no. 5, pp. 728-735, May 1994.
18. A. B. Kahng, S. Reda, and Q. Wang, "APlace: A general analytic placement framework," in Proc. ACM Int. Symp. Phys. Des., 2005, pp. 233-235.
19. D. Hill, "Method and system for high speed detailed placement of cells within an integrated circuit design," U.S. Patent 6370 673, Apr. 9, 2002.
20. J. Cong, M. Romesis, and J. R. Shinnerl, "Fast floorplanning by look-ahead enabled recursive bipartitioning," in Proc. ASP-DAC, 2005, pp. 1119-1122.
21. J. Cong, M. Romesis, and J. R. Shinnerl, "Robust mixed-size placement under tight white-space constraints," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2005, pp. 165-172.
22. R. Jonker and A. Volgenant, "A shortest augmenting path algorithm for dense and sparse linear assignment problems," Computing, vol. 38, no. 4, pp. 325-340, Mar. 1987.
23. ICCAD04 Mixed-Size Placement Benchmarks. [Online]. Available: http://vlsicad.eecs.umich.edu/BK/ICCAD04bench/
24. ISPD 2005 Placement Contest. [Online]. Available: http://www.sigda.org/ispd2005/contest.htm
25. ISPD 2006 Program. [Online]. Available: http://www.ispd.cc/ program.html
26. G.-J. Nam, C. J. Aplert, and P. G. Villarrubia, "ISPD 2006 placement contest: Benchmark suite and results," in Proc. ISPD, 2006, p. 167.
27. J. Roy, D. Papa, A. Ng, and I. Markov, "Satisfying whitespace requirements in top-down placement," in Proc. ACM Int. Symp. Phys. Des., 2006, pp. 206-208.
28. T. Taghavi, X. Yang, B.-K. Choi, M. Wang, and M. Sarrafzadeh, "Dragon2006: Blockage-aware congestion-controlling mixed-size placer," in Proc. ACM Int. Symp. Phys. Des., 2006, pp. 209-211.
29. P. Spindler and F. M. Johannes, "Fast and robust quadratic placement combined with an exact linear net model," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2006, pp. 179-186.