Recursive function smoothing of half-perimeter wirelength for analytical placement

Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007

Volumn , Issue , 2007, Pages 829-834

  Li, Chen ^a   Koh, Cheng Kok ^b  

^a MAGMA DESIGN AUTOMATION   (United States)

^b PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FUNCTION EVALUATION; INTEGRATED CIRCUITS; PROBLEM SOLVING;

CELL DENSITY; HALF-PERIMETER WIRELENGTH (HPWL); SMOOTHING METHODS;

RECURSIVE FUNCTIONS;

EID: 34548124869     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2007.133     Document Type: Conference Paper

References (31)

1. C. J. Alpert, T. F. Chan, D. J. H. Huang, A. B. Kahng, I. L. Markov, P. Mulet, and K. Yan. Faster minimization of linear wire length for global placement. In Proc. Int. Symp. on Physical Design, pages 4-11, 1997.
2. R. Baldick, A. B. Kahng, A. Kennings, and I. L. Markov. Function smoothing with applicaitons to VLSI layout. In Proc. Asia South Pacific Design Automation Conf., pages 225-228, 1999.
3. S. I. Birbil, S.-C. Fang, H. Frenk, and S. Zhang. Recursive approximation of the high dimensional max function. Technical Report SEEM2002-12, Department of Systems Engineering and Engineering Management, The Chinese University of Hong Kong, 2002.
4. T. Chan, J. Cong, T. Kong, and J. Shinnerl. Multilevel optimization for large-scale circuit placement. In Proc. Int. Conf. on Computer Aided Design, pages 171-176, 2000.
5. T. Chan, J. Cong, M. Romesis, J. R. Shinnerl, K. Sze, and M. Xie. mPL6: A robust multilevel mixed-size placement engine. In Proc. Int. Symp. on Physical Design, pages 227-229, 2005.
6. T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. Int. Symp. on Physical Design, pages 185-192, 2005.
7. B. Chen and P. T. Harker. A non-interior-point continuation method for linear complementarity problems. SIAM Journal on Matrix Analysis and Applications, 14:1168-1190, 1993.
8. J. Cong, J. Shinnerl, M. Xie, T. Kong, and X. Yuan. Large-scale circuit placement. ACM Trans. on Design Automation of Electronics Systems, 10(2):389-430, 2005.
9. Dragon website. http://er.cs.ucla.edu/Dragon/.
10. H. Eisenmann and F. M. Johannes. Generic global placement and floorplanning. In Proc. Design Automation Conf, pages 269-274, 1998.
11. B. Hu, Y. Zeng, and M. Marek-Sadowska. mFAR: Fixed-points-addition-based VLSI placement algorithm. In Proc. Int. Symp. on Physical Design, pages 239-241, 2005.
12. A. B. Kahng, B. Liu, and Q. Wang. Supply voltage degradation aware analytical placement. In Proc. IEEE Int. Conf. on Computer Design, pages 437-443, 2005.
13. A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer. In Proc. Int. Conf. on Computer Aided Design, 2005.
14. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. In Proc. Int. Symp. on Physical Design, pages 18-25, 2004.
15. C. Kanzow. Some tools allowing interior-point methods to become noninterior. Technical report, Institute of Applied Mathematics, Unversity of Hamburg, Germany, 1994.
16. A. Kennings and I. L. Markov. Analytical minimization of half-perimeter wirelength. In Proc. Asia South Pacific Design Automation Conf., pages 179-184, 2000.
17. A. Kennings and I. L. Markov. Smoothening max-terms and analytical minimization of half-perimeter wirelength. VLSI Design, 14(3):229-237, 2002.
18. J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich. Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 10(3):356 -365, 1991.
19. C. Li, M. Xie, C-K. Koh, J. Cong, and P. H. Madden. Routability-driven placement and white space allocation. In Proc. Int. Conf. on Computer Aided Design, pages 394-401, 2004.
20. D. Liu and J. Nocedal. On the limited memory method for large scale optimization. Mathematical Programming, (3):503-528, 1989.
21. G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Physical Design, pages 216-219, 2005.
22. W Naylor. Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. US Patent No. 6301693, 2001.
23. H. Qian and S. S. Sapatnekar. A hybrid linear equation solver and its application in quadratic placement. In Proc. Int. Conf. on Computer Aided Design, 2005.
24. A. E. Ruehli, P. K. Wolff, and G. Goertzel. Analytical power/timing optimization technique for digital system. In Proc. Design Automation Conf, pages 142-146, 1977.
25. G. Sigl, K. Doll, and F. M. Johannes. Analytical placement: a linear or a quadratic objective function? In Proc. Design Automation Conf, pages 427-432, 1991.
26. S. Smale. Algorithms for solving equations. In Proc. of the Int. Congress of Mathematicians, pages 172-195, 1987.
27. T. Taghavi, X. Yang, and B.-K. Choi. Dragon2005: Large-scale mixed-size placement tool. In Proc. Int. Symp. on Physical Design, pages 245-247, 2005.
28. N. Viswanathan and C. C-N. Chu. FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. In Proc. Int. Symp. on Physical Design, pages 26-33, 2004.
29. Q. Wang, D. Jariwala, and J. Lillis. A study of tighter lower bounds in LP relaxation based placement. In Proc. Great Lakes Symposium on VLSI, pages 498-502, 2005.
30. I. Zang. A smoothing-out technique for min-max optimization. Mathematical Programming, 19:61-77, 1980.
31. C Zhu, R. H. Byrd, and J. Nocedal. L-BFGS-B: Algorithm 778: L-BFGS-B, FORTRAN routines for large scale bound constrained optimization. ACM Transactions on Mathematical Software, 23(4):550-560, 1997.