Architecture and details of a high quality, large-scale analytical placer

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 891-898

  Kahng, Andrew B ^a   Reda, Sherief ^a   Wang, Qinke ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; CONSTRAINT THEORY; LAWS AND LEGISLATION; QUALITY ASSURANCE;

ANALYTICAL PLACERS; CLUSTERING ARCHITECTURES; POWER CONSTRAINTS; WHITESPACE RESOURCES;

COMPUTER AIDED DESIGN;

EID: 33745967691     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560188     Document Type: Conference Paper

References (39)

1. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa and I. L. Markov, "Unification of Partitioning, Placement and Floorplanning," in Proc. IEEE International Conference on Computer Aided Design, 2004, pp. 550-557.
2. A. R. Agnihotri, S. Ono, C. Li, M. C. Yildiz, A. Khatkhate, C.-K. Koh and P. H. Madden, "Mixed Block Placement via Fractional Cut Recursive Bisection," IEEE Transactions on Computer-Aided Design, to appear.
3. A. Agnihotri, S. Ono and P. Madden, "Recursive Bisection Placement: Feng Shui 5.0 Implementation Details," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 230-232.
4. A. Agnihotri, M. Yildiz, A. Khatkhate, A. Mathur, S. Ono and P. Madden, "Fractional Cut: Improved Recursive Bisection Placement," in Proc. IEEE International Conference on Computer Aided Design, 2003, pp. 307-310.
5. C. Alpert, A. Kahng, G.-J. Nam, S. Reda and P. Villarrubia, "A Semi-Persistent Clustering Technique for VLSI Circuit Placement," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 200-207.
6. C. J. Alpert, J. H. Huang and A. B. Kahng, "Multilevel Circuit Partitioning," in Proc. ACM/IEEE Design Automation Conference, 1997, pp. 530-533.
7. U. Brenner, A. Pauli and J. Vygen, "Almost Optimum Placement Legalization by Minimum Cost Flow and Dynamic Programming," in Proc. ACM/IEEE International Symposium on Physical Design, 2004, pp. 2-9.
8. U. Brenner and J. Vygen, "Faster Optimal Single-Row Placement with Fixed Ordering," in Proc. Design, Automation and Test in Europe, 2000, pp. 117-121.
9. A. E. Caldwell, A. B. Kahng and I. L. Markov, "Optimal Partitioners and End-Case Placers for Standard-Cell Layout," in Proc. Proc. ACM/IEEE International Symposium on Physical Design, 1999, pp. 90-96.
10. _, "Can Recursive Bisection Alone Produce Routable Placements?" in Proc. ACM/IEEE Design Automation Conference, 2000, pp. 477-482.
11. T. F. Chan, J. Cong, T. Kong and J. R. Shinnerl, "Multilevel Optimization for Large-Scale Circuit Placement," in Proc. IEEE International Conference on Computer Aided Design, 2000, pp. 171-176.
12. T. F. Chan, J. Cong, M. Romesis, J. R. Shinnerl, K. Sze and M. Xie, "mPL6: A Robust Multilevel Mixed-Size Placement Engine," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 227-229.
13. T. F. Chan, J. Cong and K. Sze, "Multilevel Generalized Force-directed Method for Circuit Placement," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 185-192.
14. T.-C. Chen, T.-C. Hsu, Z.-W. Jiang and Y.-W. Chang, "NTUplace: A Ratio Partitioning Based Placement Algorithm for Large-Scale Mixed-Size Designs," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 236-238.
15. K. Doll, F. Johannes and K. Antreich, "Iterative Placement Improvement by Network Flow Methods," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13(10), pp. 1189-1200, 1994.
16. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floor-planning," in Proc. ACM/IEEE Design Automation Conference, 1998, pp. 269-274.
17. S. Goto, "An Efficient Algorithm for the Two-Dimensional Placement Problem in Electrical Circuit Layout," IEEE Transactions on Circuits and Systems, vol. 28(1), pp. 12-18, 1981.
18. D. Hill, "Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design," US Patent 6370673, 2001.
19. B. Hu and M. Marek-Sadowska, "Fine Granularity Clustering-Based Placement," IEEE Transactions on Computer-faded Design of Integrated Circuits and Systems, vol. 23(4), pp. 527-536, 2004.
20. B. Hu, Y. Zeng and M. Marek-Sadowska, "mFAR: Fixed-Points-Addtion- Based VLSI Placement Algorithm," Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 239-241.
21. A. B. Kahng, I. Markov and S. Reda, "On Legalization of Row-Based Placements," in Proc. IEEE Great Lakes Symposium on VLSI, 2004, pp. 214-219.
22. A. B. Kahng and Q. Wang, "Implementation and Extensibility of an Analytic Placer," in Proc. ACM/IEEE International Symposium on Physical Design, 2004, pp. 18-25.
23. _, "An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement," in Proc. IEEE International Conference on Computer Aided Design, 2004, pp. 565-572.
24. A. B. Kahng, P. Tucker and A. Zelikovsky, "Optimization of Linear Placements for Wirelength Minimization with Free Sites," in Proc. IEEE Asia and South Pacific Design Automation Conference, 1999, pp. 241-244.
25. G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, "Multilevel hypergraph partitioning: Application in VLSI domain," in Proc. ACM/IEEE Design Automation Conference, 1997, pp. 526-529.
26. G. Karypis and V. Kumar, "Multilevel k-way hypergraph partitioning," in Proc. ACM/IEEE Design Automation Conference, 1999, pp. 343-348.
27. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh and P. H. Madden, "Recursive Bisection Based Mixed Block Placement," in Proc. ACM/IEEE International Symposium on Physical Design, 2004, pp. 84-89.
28. G.-J. Nam, C. Alpert, P. Villarrubia, B. Winter and M. Yildiz, "The ISPD2005 Placement Contest and Benchmark Suite," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 216-219.
29. W. Naylor, "Non-Linear Optimization System and Method for Wire Length and Delay Optimization for an Automatic Electric Circuit Placer," US Patent 6301693, 2001.
30. B. Obermeier, H. Ranke and F. M. Johannes, "Kraftwerk - A Versatile Placement Approach," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 242-244.
31. J. A. Roy, D. A. Papa, S. N. Adya, H. H. Chan A. N. Ng, J. F. Lu and I. L. Markov, "Capo: Robust and Scalable Open-Source Min-Cut Floorplacer," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 224-226.
32. C. Sechen and K. W. Lee, "An Improved Simulated Annealing Algorithm for Row-Based Placement," in Proc. IEEE International Conference on Computer Aided Design, 1987, pp. 478-481.
33. W.-J. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14(5), pp. 349-359, 1995.
34. T. Taghavi, X. Yang, B. K. Choi, M. Wang and M. Sarrafzadeh, "DRAGON2005: Large-Scale Mixed-Size Placement Tool," in Proc. ACM/IEEE International Symposium on Physical Design, 2001, pp. 245-247.
35. N. Viswanathan and C. Chu, "FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model," in Proc. ACM/IEEE International Symposium on Physical Design, 2004, pp. 26-33.
36. _, "FastPlace: An Analytical Placer for Mixed-Mode Designs," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 221-223.
37. J. Vygen, "Algorithms for Large-Scale Flat Placement," in Proc. ACM/IEEE Design Automation Conference, 1997, pp. 746-751.
38. _, "Algorithms for detailed Placement of Standard Cells," in Design, Automation and Test in Europe, 1998, pp. 321-324.
39. M. Wang, X. Yang and M. Sarrafzadeh, "DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits," in Proc. IEEE International Conference on Computer Aided Design, 2001, pp. 260-263.