MP-trees: A packing-based macro placement algorithm for modern mixed-size designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 9, 2008, Pages 1621-1634

  Chen, Tung Chieh ^a,b   Yuh, Ping Hung ^b   Chang, Yao Wen ^a,b   Huang, Fwu Juh ^c   Liu, Tien Yueh ^c  

^a IEEE

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c MEDIATEK INC   (Taiwan)

Author keywords

Floorplanning; Layout; Physical design; Placement

Indexed keywords

BENCHMARKING; BINARY TREES; COMPUTER NETWORKS; DATA STRUCTURES; ELECTRIC BATTERIES; FILE ORGANIZATION; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUIT MANUFACTURE; PLACERS; STANDARDS;

FLOORPLANNING; LAYOUT; MIXED-SIZE DESIGNS; PHYSICAL DESIGN; PLACEMENT;

TREES (MATHEMATICS);

EID: 50549094673     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.927760     Document Type: Conference Paper

References (29)

1. T.-C. Chen, P.-H. Yuh, Y.-W. Chang, F.-J. Huang, and D. Liu, "MP-trees: A packing-based macro placement algorithm for mixed-size designs," in Proc. ACM/IEEE Des. Autom. Conf., San Diego, CA, Jun. 2007, pp. 447-452.
2. E. Wein and J. Benkoski, "Hard macros will revolutionize SoC design," EETimes Online, Aug. 2004. [Online]. Available: http://www.eetimes.com/showArticle.jh.tml?articleID=26807055
3. T. Taghavi, X. Yang, B.-K. Choi, M. Wang, and M. Sarrafzadeh, "Dragon2006: Blockage-aware congestion-controlling mixed-size placer," in Proc. ACM Int. Symp. Phys. Des., San Jose, CA, Apr. 2006, pp. 209-211.
4. M. Upton, K. Samii, and S. Sugiyama, "Integrated placement for mixed macro cell and standard cell designs," in Proc. ACM/IEEE Des. Autom. Conf, Orlando, FL, Jun. 1990, pp. 32-35.
5. C.-C. Chang, J. Cong, and X. Yuan, "Multi-level placement for large-scale mixed-size IC designs," in Proc. IEEE/ACM Asia South Pacific Des. Autom. Conf., Kitakyushu, Japan, Jan. 2003, pp. 325-330.
6. A. R. Agnihotri, S. Ono, C. Li, M. C. Yildiz, A. Khatkhate, C.-K. Koh, and P. H. Madden, "Mixed block placement via fractional cut recursive bisection," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 5, pp. 748-761, May 2005.
7. T.-C. Chen, T.-C. Hsu, Z.-W. Jiang, and Y.-W. Chang, "NTUplace: A ratio partitioning based placement algorithm for large-scale mixed-size designs," in Proc. ACM Int. Symp. Phys. Des., San Francisco, CA, Apr. 2005, pp. 236-238.
8. A. B. Kahng and Q. Wang, "A faster implementation of APlace," in Proc. ACMInt. Symp. Phys. Des., San Jose, CA, Apr. 2006, pp. 218-220.
9. P. Spindler and F. M. Johannes, "Fast and robust quadratic placement combined with an exact linear net model," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose, CA, Nov. 2006, pp. 179-186.
10. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie, "mPL6: Enhanced multilevel mixed-size placement," in Proc. ACM Int. Symp. Phys. Des., San Jose, CA, Apr. 2006, pp. 212-214.
11. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, and Y.-W. Chang, "NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 7, pp. 1228-1240, Jul. 2008.
12. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, and Y.-W. Chang, "A high-quality mixed-size analytical placer considering preplaced blocks and density constraints," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose, CA, Nov. 2006, pp. 187-192.
13. J. Roy, D. Papa, A. Ng, and I. Markov, "Satisfying whitespace requirements in top-down placement," in Proc. ACM Int. Symp. Phys. Des., San Jose, CA, Apr. 2006, pp. 206-208.
14. S. N. Adya and I. L. Markov, "Combinatorial techniques for mixed-size placement," ACM Trans. Des. Autom. Electron. Syst., vol. 10, no. 5, pp. 58-90, Jan. 2005.
15. R. Auletta, "Expert system perimeter block placement floorplanning," in Proc. IEEE/ACM Des. Autom. Test Eur. Conf., Paris, France, Feb. 2004, pp. 140-143.
16. ICCAD04 Mixed-Size Placement Benchmarks. [Online]. Available: http://vlsicad.eecs.umich.edu/BK/ICCAD04bench/
17. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of partitioning, placement and floorplanning," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose, CA, Nov. 2004, pp. 550-557.
18. ISPD 2006 Placement Contest. [Online]. Available: http://www.sigda.org/ispd2006/contest.html
19. Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, "B*-trees: A new representation for non-slicing floorplans," in Proc. ACM/IEEE Des. Autom. Conf., Los Angeles, CA, Jun. 2000, pp. 458-463.
20. N. Viswanathan and C. C.-N. Chu, "FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model," in Proc. ACMInt. Symp. Phys. Des., Apr. 2004, pp. 26-33.
21. P. Hilton, and J. Pederson, "Catalan numbers, their generalization, and their uses," Math. Intell., vol. 13, no. 2, pp. 64-75, 1991.
22. K. Sakanushi and Y. Kajitani, "The quarter-state sequence (Q-sequence) to represent the floorplan and applications to layout optimization," in Proc. IEEE Asia-Pacific Conf. Circuits Syst., 2000, pp. 829-832.
23. D. F. Wong and C. L. Liu, "A new algorithm for floorplan design," in Proc. ACM/IEEE Des. Autom. Conf., 1986, pp. 101-107.
24. H. Murata, K. Fujiyoshi, S. Nakatake, and Y Kajitani, "Rectangle-packing-based module placement," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., San Jose, CA, Nov. 1995, pp. 472-479.
25. J.-M. Lin and Y.-W. Chang, "TCG: A transitive closure graph-based representation for general floorplans," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 2, pp. 288-292, Feb. 2005.
26. J.-M. Lin and Y.-W. Chang, "TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans," IEEE Trans. Comput-Aided Design Integr. Circuits Syst., vol. 23, no. 6, pp. 968-980, Jun. 2004.
27. A. B. Kahng, S. Reda, and Q. Wang, "Architecture and details of a high quality, large-scale analytical placer," in Proc. IEEE/ACM Int. Conf. Comput-Aided Des., San Jose, CA, Nov. 2005, pp. 890-897.
28. A. R. Agnihotri, S. Ono, and P. H. Madden, "Recursive bisection placement: Feng Shui 5.0 implementation details," in Proc. ACM Int. Symp. Phys. Des., San Francisco, CA, Apr. 2005, pp. 230-232.
29. G.-M. Wu, Y.-C. Chang, and Y.-W. Chang, "Rectilinear block placement using B*-trees," ACM Trans. Des. Autom. Electron. Syst., vol. 8, no. 2, pp. 188-202, Apr. 2003.