Parallel vs. serial on-chip communication

International Workshop on System Level Interconnect Prediction, SLIP

Volumn , Issue , 2008, Pages 43-50

  Dobkin, Rostislav ^a   Morgenshtein, Arkadiy ^a   Kolodny, Avinoam ^a   Ginosar, Ran ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

Design; Performance

Indexed keywords

COMMUNICATION SYSTEMS; CONGESTION CONTROL (COMMUNICATION); INTERCONNECTION NETWORKS; PROBLEM SOLVING; SYSTEMS ANALYSIS; TELECOMMUNICATION LINKS;

REGISTER-PIPELINED; SERIAL LINK; SERIAL ON-CHIP COMMUNICATION;

VLSI CIRCUITS;

EID: 43549116144     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1353610.1353620     Document Type: Conference Paper

References (53)

1. International Technology Roadmap for Semiconduetors, 2005.
2. A. Morgenshtein, et al., "Low-Leakage Repeaters for NoC Interconnects", ISCAS, 600-603, 2005.
3. R. Weerasekera, et al., "Minimal-Power, Delay-Balanced Smart Repeaters for Interconnects in the Nanometer Regime," SLIP, 113-120, 2006.
4. R. Dobkin, et al., "High Rate Wave-Pipelined Asynchronous On-Chip Bit-Serial Data Link," ASYNC, 3-14, 2007.
5. R. Dobkin, et al., "Fast Asynchronous Shift Register for Bit-Serial Communication," ASYNC, 117-126, 2006.
6. R. Dobkin, et al., "High-Speed Serial Interconnect for NoC," NoC Workshop, DATE, 2006.
7. R. Dobkin, et al., "Fast Asynchronous Bit-Serial Interconnects for Network-on-Chip," CCIT TR529, EE Dept., Technion, 2005.
8. A.P. Jose, et al., "Pulsed Current-Mode Signaling for Nearly Speed-of-Light Intrachip Communication," JSSC, 41(4), 772-780, 2006.
9. I. Saastamoinen, et al., "Interconnect IP for gigascale system-on-chip," ECCTD, 116-120, 2001.
10. T. Suutari, et al., "High-speed Serial Communication with Error Correction In 0.25μm CMOS Technology," ISCAS, 618-621, 2001.
11. S.J. Lee, et al., "Adaptive Network-on-Chip with Wave-front Train Serialization Scheme," Proc. VLSI Circuits, 104-107, 2005.
12. A.J. Joshi, et al., "Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI)," TVLSI 13(8): 889-910, 2005.
13. A.J. Joshi, et al., "Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing," TVLSI, 990-1002, 2007.
14. J. Teifel, et al., "A High-Speed Clockless Serial Link Transceiver," ASYNC, 151-161, 2003.
15. C.K.K. Yang, "Design of High-Speed Serial Links in CMOS", PhD, Stanford U., 1998.
16. S. Sidiropoulos, "High Performance Inter-Chip Signaling," Tech. Rep. CSL-TR-98-760, Stanford U., 1998.
17. W.F. Ellersick, "Data Converters for High Speed CMOS Links," PhD Thesis, Stanford Univ., 2001.
18. H.O. Johansson, et al., "A 4 Gsamples/s Line-Receiver in 0.8 um CMOS," Proc. Int. Symp. VLSI Circuits, pp. 116-117, 1996.
19. C. Svensson et al., "High Speed CMOS Chip to Chip Communication Circuit," ISCAS, 2228-2231, 1991.
20. M.J.E. Lee, "An Efficient I/O and Clock Recovery for TERABIT Integrated Circuits Design," PhD Thesis, Stanford Univ., 2001.
21. W. Bainbridge, S. Furber, "Delay Insensitive System-on-Chip Interconnect using 1-of-4 encoding", ASYNC, 118-126, 2001.
22. R. Ho, et al., "Long Wires and Asynchronous Control," ASYNC, 240-249, 2004.
23. G. Lakshminarayanan, et al., "Optimization Techniques for FPGA-Based Wave-Pipelined DSP Blocks," TVLSI, 13(7), 2005.
24. C. Svensson, et al., "A 3-Level Asynchronous protocol for a Differential Two-Wire Communication Link," JSSC, 29(9), 1994.
25. A. Morgenshtein, et al., "Comparative Analysis of Serial vs. Parallel Links in Networks on Chip," SoC, 185-188, 2004.
26. J. Xu, et al., "Wave Pipelining for Application-Specific Networks-on-Chips," CASES, 198-201, 2002.
27. J. Xu, et al., "Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips," HOTI, 10-14, 2003.
28. W. P. Burleson, et al., "Wave-Pipelining: A Tutorial and Research Survey," TVLSI, 6(3):464-474, 1998.
29. B.D. Winters, et al., "A Negative-Overhead, Self-Timed Pipeline," ASYNC, 37-46, 2002.
30. L. Li, et al., "A Crosstalk Aware Interconnect with Variable Cycle Transmission," DATE: 102-107, 2004.
31. R. Dobkin, et al., "High Rate Data Synchronization in GALS SoCs," TVLSI, 14(10): 1063-1074, 2006.
32. M.T. Dean, et al., "Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR)," ARVLSI, 55-70, 1991.
33. D.H. Linder, et al., "Phased Logic: Supporting the Synchronous Design Paradigm with Delay-Insensitive Circuitry," IEEE Trans. Computers 45(9):1031-1044, 1996.
34. DS-DE, IEEE 1355-1955, http://grouper.ieee.org/groups/1355/index.html.
35. D.Pham, et al., "The Design and Implementation of a First-Generation CELL Processor," ISSCC, 184-592, 2005.
36. International Technology Roadmap for Semiconductors, 2003.
37. R. Ginosar, "Fourteen Ways to Fool Your Synchronizer," ASYNC, 89-96, 2003.
38. R. Dobkin, R. Ginosar, "Zero phase latency synchronizers using four and two phase protocols," TR, EE Dept, Technion, 2007, www.ee.technion.ac. il/~ran/papers/zerolatency.pdf.
39. L. Scheffer, "An Overview of On-chip Interconnect Variation," SLIP, 27-28, 2006.
40. R. O. Topaloglu, et al., "Generation of Design Guarantees for Interconnect Matching," SLIP, 29-34, 2006.
41. H. Chang, et al., "The Certainty of Uncertainty: Randomness in Nanometer Design," PATMOS, 36-47, 2004.
42. K.A. Bowman, et al., "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration," JSSC, 37(2): 183-189, 2002.
43. H.B. Bakoglu, "Circuits, Interconnections and Packaging for VLSI", Adison-Wesley, 194-219, 1990.
44. W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Applied Physics, 19(1), 1948.
45. M. Moreinis, et al., "Logic gates as Repeaters (LGR) for Timing Optimization," TVLSI, 14(11):1276-1281, 2006.
46. Predictive Technology Model (PTM), Interconnect models, 2005, http://www.eas.asu.edu/~ptm.
47. C. Svensson, "Electrical Interconnects Revitalized," TVLSI, 10(6):777-788, 2002.
48. Y.I. Ismail, et al., "Repeater Insertion in RLC Lines for Minimum Propagation Delay," ISCAS, 404-407, 1999.
49. R. Dobkin, et al., "Parallel vs. Serial On-Chip Communication," CCIT Report, EE Dept, Technion, December 2007 (www.ee.technion.ac.il/~ran/ papers/parallelserial 2007.pdf).
50. E.G. Friedman, et al., "Low-Power Repeaters Driving RC and RLC Interconnects With Delay and Bandwidth Constraints," TVLSI, 14(2):161-172, 2006.
51. Y. Cao, et al., "Effects of global interconnect optimizations on performance estimation of deep submicron designs," CAD, 56-61, 2000.
52. Y. Cao, et al., "Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Designs," IEEE/ACM CAD, 56-61, 2000.
53. R. Venkatesan, et al., "Minimum Power and Area N-Tier Multilevel Interconnect Architectures Using Optimal Repeater Insertion," ISLPED, 167-172, 2000.